ICS9248YF-157-T データシートの表示（PDF） - Integrated Circuit Systems

部品番号

コンポーネント説明

メーカー

ICS9248YF-157-T

Frequency Timing Generator for Pentium II Systems

Integrated Circuit Systems 

ICS9248-157

Power Management

Clock Enable Configuration

CPU_STOP# PCI_STOP# PWR_DWN#

X

X

0

0

0

1

0

1

1

1

0

1

1

1

1

CPUCLK

Low

Low

Low

Running

Running

PCICLK

Low

Low

Running

Low

Running

PCICLK_F

Low

Running

Running

Running

Running

REF

Stopped

Running

Running

Running

Running

Crystal

Off

Running

Running

Running

Running

VCOs

Off

Running

Running

Running

Running

Full clock cycle timing is guaranteed at all times after the system has initially powered up except where noted. During power up

and power down operations using the PD# pin will not cause clocks of a short or longer pulse than that of the running clock.

The first clock pulse coming out of a stopped clock condition may be slightly distorted due to clock network charging circuitry.

Board routing and signal loading may have a large impact on the initial clock distortion also.

Power Management Requirements

SIGNAL

CPU_ STOP#

PCI_STOP#

PD#

SIGNAL STATE

0 (Disabled)2

1 (Enabled)1

0 (Disabled)2

1 (Enabled)1

1 (Normal Operation)3

0 (Power Down)4

Latency

No. of rising edges of free running

PCICLK

1

1

1

1

3ms

2max

Notes.

1. Clock on latency is defined from when the clock enable goes active to when the first valid clock comes out of the device.

2. Clock off latency is defined from when the clock enable goes inactive to when the last clock is driven low out of the device.

3. Power up latency is when PD# goes inactive (high) to when the first valid clocks are output by the device.

4. Power down has controlled clock counts applicable to CPUCLK, PCICLK only.

The REF will be stopped independant of these.

Power Groups:

VDDA = PLL Core

VDD48 = 48MHz Core

VDDPCI = PCICLK

VDDL = CPUCLK

VDDR = Xtal & REF

Third party brands and names are the property of their respective owners.

3

Share Link: