ISPLSI5256VE データシートの表示（PDF） - Lattice Semiconductor

部品番号

コンポーネント説明

メーカー

ISPLSI5256VE

In-System Programmable 3.3V SuperWIDE™ High Density PLD

Lattice Semiconductor 

Specifications ispLSI 5256VE

ispLSI 5256VE Timing Model

From Feedback

IN

tIN

CLK

tGCLK_IN

tIOI

tINREG

tROUTE

tBLA

tLP

tPDb

tPTSA

tPTCLK

tBCLK

Routing/

GLB Delays

tPDi

DATA

Q

CE

tFBK

tBUF

tEN

tDIS

tIOO

In/Out

Delays

Feedback

OUT

RST

tRST

OE

tGOE

In/Out

Delays

tPTSR

tBSR

tGPTOE

tPTOE

Control

Delays

S/R

MC Reg

Register/

Latch Delays

5000VE Timing Model

Note: Italicized parameters are delay adders above and beyond default conditions (i.e. GRP load of one GLB, CLK0, high-speed AND Array

and VCC I/O option).

17

Share Link: