KM681001B
WRITE CYCLE
Parameter
Write Cycle Time
Chip Select to End of Write
Address Set-up Time
Address Valid to End of Write
Write Pulse Width(OE High)
Write Pulse Width(OE Low)
Write Recovery Time
Write to Output High-Z
Data to Write Time Overlap
Data Hold from Write Time
End Write to Output Low-Z
NOTE : tWR = tWR1, tWR2
Symbol
tWC
tCW
tAS
tAW
tWP
tWP1
tWR*
tWHZ
tDW
tDH
tOW
KM681001B-15
Min
Max
15
-
10
-
0
-
10
-
10
-
15
-
0
-
0
8
7
-
0
-
3
-
PRELIMINARY
CMOS SRAM
KM681001B-20
Min
Max
20
-
12
-
0
-
12
-
12
-
20
-
0
-
0
10
9
-
0
-
3
-
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
TIMMING DIAGRAMS
TIMING WAVEFORM OF READ CYCLE(1) (Address Controlled, CS1=OE=VIL, CS2=WE=VIH)
Address
Data Out
tRC
tAA
tOH
Previous Valid Data
Valid Data
-5-
Rev 2.0
February 1998