LH79520 データシートの表示（PDF） - NXP Semiconductors.
部品番号
コンポーネント説明
メーカー
LH79520 Datasheet PDF : 59 Pages
| |||
System-on-Chip
NXP Semiconductors
LH79520
SIGNAL DESCRIPTIONS
Table 2. LH79520 Signal Descriptions
PIN NO. SIGNAL NAME
2-7
9-12
14-17
19-22
24-27
29-32
50-54
56-63
65-66
67-69
71-74
76-79
81-84
86-87
101
109
110
111
112
102
104
105
107
108
106
41
42
43
44
46
47
48
38
34
35
36
37
39
144
A[25:0]
D[31:0]
SDCLK
DQM3
DQM2
DQM1
DQM0
SDCKE
nDCS1
nDCS0
nRAS
nCAS
nSDWE
nCS6
nCS5
nCS4
nCS3
nCS2
nCS1
nCS0
nOE
nBLE3
nBLE2
nBLE1
nBLE0
nWE
nWAIT
148 DEOT0
147 nDACK0
146 DREQ0
157 DEOT1
145 DACK1
144 DREQ1
TYPE
Output
Input/Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Output
Input
Output
Output
Input
Output
Output
Input
DESCRIPTION
MEMORY INTERFACE (MI)
Address Signals
Data Input/Output Signals
SDRAM Clock
Data Mask Output to SDRAMs
Data Mask Output to SDRAMs
Data Mask Output to SDRAMs
Data Mask Output to SDRAMs
SDRAM Clock Enable
SDRAM Chip Select
SDRAM Chip Select
Row Address Strobe
Column Address Strobe
SDRAM Write Enable
Static Memory Controller Chip Select
Static Memory Controller Chip Select
Static Memory Controller Chip Select
Static Memory Controller Chip Select
Static Memory Controller Chip Select
Static Memory Controller Chip Select
Static Memory Controller Chip Select
Static Memory Controller Output Enable
Static Memory Controller Byte Lane Enable / Byte Write Enable
Static Memory Controller Byte Lane Enable / Byte Write Enable
Static Memory Controller Byte Lane Enable / Byte Write Enable
Static Memory Controller Byte Lane Enable / Byte Write Enable
Static Memory Controller Write Enable
Static Memory Controller External Wait Control
DMA CONTROLLER (DMAC)
DMA 0 End of Transfer
DMA 0 Acknowledge
DMA 0 Request
DMA 1 End of Transfer
DMA 1 Acknowledge
DMA 1 Request
NOTES
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1, 3
1
1
1
1
1
1, 3
Preliminary data sheet
Rev. 01 — 16 July 2007
5
Share Link: 