LP62S16512-T データシートの表示（PDF） - AMIC Technology

部品番号

コンポーネント説明

メーカー

LP62S16512-T

512K X 16 BIT LOW VOLTAGE CMOS SRAM

AMIC Technology 

Timing Waveforms

Read Cycle 1(1, 2, 4)

Address

DOUT

tRC

tAA

tOH

LP62S16512-T Series

tOH

Read Cycle 2(1, 2, 3)

Address

CS1

CS2

HB, LB

OE

DOUT

tRC

tAA

tACS1 , tACS2

tCLZ1 , tCLZ2

tBE

tBLZ5

tOE

tOLZ5

tCHZ1 , tCHZ2

tBHZ5

tOHZ5

Notes:

1. WE is high for Read Cycle.

2. Device is continuously enabled CS1 = VIL, or CS2 = VIH , HB = VIL and, or LB = VIL.

3. Address valid prior to or coincident with CS1 and ( HB and, or LB ) transition low or CS2 transition High.

4. OE = VIL.

5. Transition is measured ±500mV from steady state. This parameter is sampled and not 100% tested.

(August, 2004, Version 1.3)

7

AMIC Technology, Corp.

Share Link: