LPC2106(2003) データシートの表示（PDF） - Philips Electronics

部品番号

コンポーネント説明

メーカー

LPC2106
(Rev.:2003)

Single-chip 32-bit microcontrollers 128kB ISP/IAP FLASH with 64kB/32kB/16kB RAM

Philips Electronics 

Philips Semiconductors

CMOS single-chip 32-bit microcontroller

Data Sheet

LPC2104/2105/2106

Pin

Name

LQFP 48

Pin #

Type

44

I

I

P0.14 DCD1

EINT1

Description

Data Carrier Detect input for UART 1.

External interrupt 1 input.

45

I

P0.15 RI1

I

EINT2

Ring Indicator input for UART 1.

External interrupt 2 input.

46

I

P0.16 EINT0

External interrupt 0 input.

O

MAT0.2 Match output for Timer 0, channel 2.

47

I

P0.17 CAP1.2 Capture input for Timer 1, channel 2.

I

TRST

Test Reset for JTAG interface, primary JTAG pin group.

48

I

P0.18 CAP1.3 Capture input for Timer 1, channel 3.

I

TMS

Test Mode Select for JTAG interface, primary JTAG pin group.

1

O

P0.19 MAT1.2 Match output for Timer 1, channel 2.

I

TCK

Test Clock for JTAG interface, primary JTAG pin group.

2

O

P0.20 MAT1.3 Match output for Timer 1, channel 3.

I

TDI

Test Data In for JTAG interface, primary JTAG pin group.

3

O

P0.21 PWM5

O

TDO

Pulse Width Modulator output 5.

Test Data Out for JTAG interface, primary JTAG pin group.

32

O

P0.22 TRACECLK Trace Clock. Standard I/O port with internal pullup.

33

O

P0.23 PIPESTAT0 Pipeline Status, bit 0. Standard I/O port with internal pullup.

34

O

P0.24 PIPESTAT1 Pipeline Status, bit 1. Standard I/O port with internal pullup.

38

O

P0.25 PIPESTAT2 Pipeline Status, bit 2. Standard I/O port with internal pullup.

39

O

P0.26 TRACESYNCTrace Synchronization Standard I/O port with internal pullup.

8

O

P0.27 TRACEPKT0Trace Packet, bit 0. Standard I/O port with internal pullup.

I

TRST

Test Reset for JTAG interface, secondary JTAG pin group.

9

O

P0.28 TRACEPKT1Trace Packet, bit 1. Standard I/O port with internal pullup.

I

TMS

Test Mode Select for JTAG interface, secondary JTAG pin group.

10

O

P0.29 TRACEPKT2Trace Packet, bit 2. Standard I/O port with internal pullup.

I

TCK

Test Clock for JTAG interface, secondary JTAG pin group.

O

P0.30 TRACEPKT3Trace Packet, bit 3. Standard I/O port with internal pullup.

15

I

TDI

Test Data In for JTAG interface, secondary JTAG pin group.

16

I

P0.31 EXTIN0 External Trigger Input. Standard I/O port with internal pullup.

O

TDO

Test Data Out for JTAG interface, secondary JTAG pin group.

2003 Apr 10, 4:17 pm

7

Share Link: