LTC1385ISW データシートの表示（PDF） - Linear Technology

部品番号

コンポーネント説明

メーカー

LTC1385ISW

3.3V Low Power EIA/TIA-562 Transceiver

Linear Technology 

LTC1385

PI FU CTIO S

VCC: 3.3V Input Supply Pin. This pin should be decoupled

with a 0.1µF ceramic capacitor.

GND: Ground Pin.

ON/OFF: TTL/CMOS Compatible Shutdown Pin. A logic

low puts the device in the Shutdown mode independent

of the Driver Disable pin. The supply current drops to

0.2µA and all driver and receiver outputs are forced into

three-state.

DRIVER DISABLE: TTL/CMOS Compatible Input Pin. With

the ON/OFF pin held high, a logic low forces the part into

the Driver Disable mode with the charge pump turned off

and the driver outputs forced into three-state. Both receiv-

ers remain active and the supply current drops to 35µA. A

logic high forces the part into the Normal mode.

V+: Positive Supply Output (EIA/TIA-562 Drivers).

V+ ≅ 2VCC – 1V. This pin requires an external capacitor

C = 0.1µF for charge storage. The capacitor may be tied

to ground or VCC. With multiple devices, the V + and V –

pins may share a common capacitor. For a large number

of devices, increasing the size of the shared common

storage capacitors is recommended to reduce ripple.

V–: Negative Supply Output (EIA/TIA-562 Drivers).

V – ≅ – (2VCC – 1.3V). This pin requires an external

capacitor C = 0.1µF for charge storage.

C1+, C1–, C2+, C2–: Commutating Capacitor Inputs. These

pins require two external capacitors C = 0.1µF: one from

C1+ to C1–, and another from C2+ to C2–. To maintain

charge pump efficiency, the capacitor’s effective series

resistance should be less than 2Ω.

TR IN: EIA/TIA-562 Driver Input Pins. Inputs are TTL/

CMOS compatible. The inputs of unused drivers can be left

unconnected since 300k input pull-up resistors to VCC are

included on chip. To minimize power consumption, the

internal driver pull-up resistors are disconnected from VCC

in the Shutdown mode.

TR OUT: Driver Outputs at EIA/TIA-562 Voltage Levels.

Outputs are in a high impedance state when in the Shut-

down or Driver Disable mode or VCC = 0V. The driver

outputs are protected against ESD to ±10kV for human

body model discharges.

RX IN: Receiver Inputs. These pins can be forced to ±25V

without damage. The receiver inputs are protected against

ESD to ±10kV for human body model discharges. Each

receiver provides 0.4V of hysteresis for noise immunity.

RX OUT: Receiver Outputs with TTL/CMOS Voltage Lev-

els. Outputs are in a high impedance state when in the

Shutdown mode.

UW

W

SWITCHI G TI E WAVEFOR S

DRIVER

INPUT

1.4V

DRIVER

OUTPUT

0V

tLHD

1.4V

tHLD

VCC

0V

V+

0V

V–

1385 F01

RX

INPUT

RX

OUTPUT

tLHR

1.7V

0.8V

VCC

1.3V

0V

tHLR

2.4V VCC

0V

1385 F02

Figure 1. Driver Propagation Delay Timing

Figure 2. Receiver Propagation Delay Timing

sn1385 1385fas

5

Share Link: