LTC1458CG データシートの表示（PDF） - Linear Technology
部品番号
コンポーネント説明
メーカー
LTC1458CG Datasheet PDF : 12 Pages
| |||
LTC1458/LTC1458L
ELECTRICAL CHARACTERISTICS The q denotes the specifications which apply over the full operating
temperature range, otherwise specifications are at TA = TMIN to TMAX. VCC = 4.5V to 5.5V (LTC1458), 2.7V to 5.5V (LTC1458L),
X1/X2 = REFLO = GND, REFHI = REFOUT, VOUT unloaded, unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
MIN TYP MAX
UNITS
Reference Input Capacitance
15
pF
Short-Circuit Current
REFOUT Shorted to GND
q
45
120
mA
Power Supply
VCC
Positive Supply Voltage
For Specified Performance, LTC1458
LTC1458L
q
4.5
q
2.7
5.5
V
5.5
V
ICC
Supply Current
Op Amp DC Performance
4.5V ≤ VCC ≤ 5.5V (Note 5) , LTC1458
2.7V ≤ VCC ≤ 5.5V (Note 5), LTC1458L
q
1100 2400
µA
q
800 2000
µA
Short-Circuit Current Low
Short-Circuit Current High
VOUT Shorted to GND
VOUT Shorted to VCC
q
60
120
mA
q
70
120
mA
Output Impedance to GND Input Code = 0
q
40
160
Ω
AC Performance
Voltage Output Slew Rate
(Note 3)
q
0.5
1.0
V/µs
Voltage Output Settling Time (Notes 3, 4) to ±0.5LSB
14
µs
Digital Feedthrough
0.3
nV • s
AC Feedthrough
REFHI = 1kHz, 2VP-P, (Code: All 0s)
– 95
dB
SINAD Signal-to-Noise + Distortion REFHI = 1kHz, 2VP-P, (Code: All 1s)
85
dB
The q denotes the specifications which apply over the full operating temperature range, otherwise specifications are at
TA = TMIN to TMAX. VCC = 5V (LTC1458), 3V (LTC1458L), unless otherwise noted.
SYMBOL PARAMETER
CONDITIONS
LTC1458
MIN TYP MAX
LTC1458L
MIN TYP MAX
Digital I/O
VIH
Digital Input High Voltage
q 2.4
VIL
Digital Input Low Voltage
q
VOH
Digital Output High Voltage IOUT = – 1mA
q VCC – 1.0
VOL
Digital Output Low Voltage IOUT = 1mA
q
ILEAK
Digital Input Leakage
VIN = GND to VCC
q
CIN
Digital Input Capacitance
Guaranteed by Design,
q
Not Subject to Test
2.0
0.8
0.6
VCC – 0.7
0.4
0.4
±10
± 10
10
10
Switching
t1
DIN Valid to CLK Setup
t2
DIN Valid to CLK Hold
t3
CLK High Time
t4
CLK Low Time
t5
CS/LD Pulse Width
t6
LSB CLK to CS/LD
t7
CS/LD Low to CLK
t8
DOUT Output Delay
CLOAD = 15pF
t9
CLK Low to CS/LD Low
q
40
q
0
q
40
q
40
q
50
q
40
q
20
q
q
20
60
0
60
60
80
60
30
150
220
30
UNITS
V
V
V
V
µA
pF
ns
ns
ns
ns
ns
ns
ns
ns
ns
3
Share Link: 