DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

LTC4151IDD データシートの表示(PDF) - Linear Technology

部品番号
コンポーネント説明
メーカー
LTC4151IDD Datasheet PDF : 16 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
LTC4151/LTC4151-1
APPLICATIONS INFORMATION
Using Optoisolators with LTC4151-1
The LTC4151-1 splits the SDA line into SDAI (input)
and SDAO (inverted output) for convenience of opto-
coupling with a host controller that sits at a differ-
ent ground level. When using optoisolators with the
LTC4151-1, connect the SDAI to the output of the
incoming optocoupler and connect the SDAO to the anode
of the outgoing optocoupler (see Figure 9). With the
outgoing optocoupler clamping SDAO and internal 6V
(5.5V minimum) clamps on SDAI and SCL, the pull-up
resistors on these three pins can be directly connected
to VIN. In this way (with SDAO rather than conventional
SDAO), the need for a separate low voltage supply for
pull-ups is eliminated.
Start and Stop Conditions
When the I2C bus is idle, both SCL and SDA must remain
in the high state. A bus master signals the beginning of a
transmission with a Start condition by transitioning SDA
from high to low while SCL stays high. When the master
has finished communicating with the slave, it issues a
Stop condition by transitioning SDA from low to high
while SCL stays high. The bus is then free for another
transmission.
Stuck-Bus Reset
The LTC4151/LTC4151-1 I2C interface features a stuck-
bus reset timer. The low conditions of the SCL and the
SDA/SDAI pins are OR’ed to start the timer. The timer is
reset when both SCL and SDA/SDAI are pulled high. If the
SCL pin or the SDA/SDAI pin is held low for over 33ms,
the stuck-bus timer will expire and the internal I2C state
machine will be reset to allow normal communication after
the stuck-bus condition is cleared. The stuck-bus timer
can be disabled by clearing control register bit G2.
I2C Device Addressing
Nine distinct I2C bus addresses are configurable us-
ing the three-state pins ADR0 and ADR1, as shown in
Table 1. Address bits a6, a5 and a4 are configured to
(110) and the least significant bit is the R/W bit. In addi-
tion, the LTC4151 and LTC4151-1 will respond to a mass
write address (1100 110)b for writing to all LTC4151s
and LTC4151-1s, regardless of their individual address
settings.
RS
3.3V
0.02Ω
VIN
48V
1
SENSE+
10
R1 R2 R3
SENSE
20k 20k 5.1k
6
SCL
R4 R5
R6 R7
MOCD207M
0.51k 0.51k 10k 10k
8
1
2
VIN
LTC4151-1
SDAI 7
7
2
6
3
SCL
VDD
3
ADR1
4 ADR0
GND
9
SDA0 8
ADIN 5
VADIN
5
4
MOCD207M
1
8
2
7
3
6
μ-Controller
SDA
41511 F09
4
5
10
Figure 9. Optoisolation of the I2C Interface Between LTC4151-1 and a Microcontroller
41511fa

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]