M34C02-LDW1G データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

M34C02-LDW1G

2 Kbit Serial I²C Bus EEPROM for DIMM serial presence detect

STMicroelectronics 

Summary description

1

Summary description

M34C02-W, M34C02-L, M34C02-R

The M34C02-W, M34C02-L and M34C02-R are 2Kbit serial EEPROM memory able to lock

permanently the data in its first half (from location 00h to 7Fh). This facility has been

designed specifically for use in DRAM DIMMs (dual interline memory modules) with Serial

Presence Detect. All the information concerning the DRAM module configuration (such as

its access speed, its size, its organization) can be kept write protected in the first half of the

memory.

This bottom half of the memory area can be write-protected using a specially designed

software write protection mechanism. By sending the device a specific sequence, the first

128 Bytes of the memory become permanently write protected. Care must be taken when

using this sequence as its effect cannot be reversed. In addition, the device allows the entire

memory area to be write protected, using the WC input (for example by tieing this input to

VCC).

These I2C-compatible electrically erasable programmable memory (EEPROM) devices are

organized as 256x8 bits.

In order to meet environmental requirements, ST offers these devices in ECOPACK®

packages. ECOPACK® packages are Lead-free and RoHS compliant.

ECOPACK is an ST trademark. ECOPACK specifications are available at: www.st.com.

I2C uses a two wire serial interface, comprising a bi-directional data line and a clock line.

The device carries a built-in 4-bit Device Type Identifier code (1010) in accordance with the

I2C bus definition to access the memory area and a second Device Type Identifier Code

(0110) to access the Protection Register. These codes are used together with three chip

enable inputs (E2, E1, E0) so that up to eight 2Kbit devices may be attached to the I²C bus

and selected individually.

The device behaves as a slave device in the I2C protocol, with all memory operations

synchronized by the serial clock. Read and Write operations are initiated by a START

condition, generated by the bus master. The START condition is followed by a Device Select

Code and RW bit (as described in Table 2), terminated by an acknowledge bit.

When writing data to the memory, the memory inserts an acknowledge bit during the 9th bit

time, following the bus master’s 8-bit transmission. When data is read by the bus master, the

bus master acknowledges the receipt of the data byte in the same way. Data transfers are

terminated by a STOP condition after an Ack for WRITE, and after a NoAck for READ.

6/31

Share Link: