M50FW040(2006) データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

M50FW040
(Rev.:2006)

4-Mbit (512 Kb x8, uniform block) 3-V supply firmware hub Flash memory

STMicroelectronics 

M50FW040

3

Bus operations

Bus operations

The two interfaces have similar bus operations but the signals and timings are completely

different. The Firmware Hub (FWH) Interface is the usual interface and all of the functionality

of the part is available through this interface. Only a subset of functions are available

through the Address/Address Multiplexed (A/A Mux) Interface.

Follow the section Firmware hub (FWH) bus operations below and the section

Address/Address multiplexed (A/A Mux) bus operations below for a description of the bus

operations on each interface.

3.1

3.1.1

3.1.2

Firmware hub (FWH) bus operations

The Firmware Hub (FWH) Interface consists of four data signals (FWH0-FWH3), one control

line (FWH4) and a clock (CLK). In addition protection against accidental or malicious data

corruption can be achieved using two further signals (TBL and WP). Finally two reset

signals (RP and INIT) are available to put the memory into a known state.

The data signals, control signal and clock are designed to be compatible with PCI electrical

specifications. The interface operates with clock speeds up to 33MHz.

The following operations can be performed using the appropriate bus cycles: Bus Read, Bus

Write, Standby, Reset and Block Protection.

Bus Read

Bus Read operations read from the memory cells, specific registers in the Command

Interface or Firmware Hub Registers. A valid Bus Read operation starts when Input

Communication Frame, FWH4, is Low, VIL, as Clock rises and the correct Start cycle is on

FWH0-FWH3. On the following clock cycles the Host will send the Memory ID Select,

Address and other control bits on FWH0-FWH3. The memory responds by outputting Sync

data until the wait-states have elapsed followed by Data0-Data3 and Data4-Data7.

Refer to Table 4: FWH bus Read field definitions, and Figure 6: FWH Bus Read waveforms,

for a description of the Field definitions for each clock cycle of the transfer. See Table 20:

FWH interface AC signal timing characteristics, and Figure 11: FWH interface AC signal

timing waveforms, for details on the timings of the signals.

Bus Write

Bus Write operations write to the Command Interface or Firmware Hub Registers. A valid

Bus Write operation starts when Input Communication Frame, FWH4, is Low, VIL, as Clock

rises and the correct Start cycle is on FWH0-FWH3. On the following Clock cycles the Host

will send the Memory ID Select, Address, other control bits, Data0-Data3 and Data4-Data7

on FWH0-FWH3. The memory outputs Sync data until the wait-states have elapsed.

Refer to Table 5: FWH bus Write field definitions, and Figure 7: FWH Bus Write waveforms,

for a description of the Field definitions for each clock cycle of the transfer. See Table 20:

FWH interface AC signal timing characteristics, and Figure 11: FWH interface AC signal

timing waveforms, for details on the timings of the signals.

17/53

Share Link: