MACH4-96/96-18 データシートの表示（PDF） - Lattice Semiconductor

部品番号

コンポーネント説明

メーカー

MACH4-96/96-18

High-Performance EE CMOS Programmable Logic

Lattice Semiconductor 

VANTIS

a nominal allocation of 5 product terms for logic, although the logic allocator allows for logic

redistribution. Each I/O pin has its own individual output enable term. The initialization product

terms provide asynchronous reset or preset to synchronous-mode macrocells in the PAL block.

The Logic Allocator

The logic allocator in the M4-96/96 takes the 80 logic product terms and allocates them to the 16

macrocells as needed. Each macrocell can be driven by up to 20 product terms in synchronous

mode, or 18 product terms in asynchronous mode. When product terms are routed away from a

macrocell, it is possible to redirect all 5 product terms away, which precludes the use of the

macrocell for logic generation. It is possible to route only 4 product terms; or it is possible to route

only 4 product terms away, leaving one for simple function generation. The design software

automatically configures the logic allocator when fitting the design into the device.

The logic allocator also provides an exclusive-OR gate. This gate allows generation of

combinatorial exclusive-OR logic, such as comparison or addition. It allows registered exclusive-

OR functions, such as CRC generation, to be implemented more efficiently. Emulating all flip-flop

types with a D-type flip-flop is also made possible. Register type emulation is automatically

handled by the design software.

Table 1 illustrates which product term clusters are available to each macrocell within a PAL block.

Refer to Figure 7 for cluster and macrocell numbers.

Table 1. Output Switch Matrix Combinations

Macrocell

Routable to I/O Pins

M0, M1

M2, M3 I/O0, I/O1,I/O2,I/O3,I/O4,I/O5,

M4, M5 I/O6,I/O7

M6, M7

M8, M9

M10, M11 I/O8,I/O9,I/O10,I/O11,I/O12,

M12, M13 I/O13,I /O14,I/O15

M14, M15

I/O Pin

I/O0

Available Macrocells

M0, M1, M2, M3, M4, M5, M6, M7

I/O1

M1, M2, M3, M4, M5, M6, M7, M0

I/O2

M2, M3, M4, M5, M6, M7, M0, M1

I/O3

M3, M4, M5, M6, M7, M0, M1, M2

I/O4

M4, M5, M6, M7 M0, M1, M2, M3

I/O5

M5, M6, M7, M0, M1, M2, M3, M4

I/O6

M6, M7, M0, M1, M2, M3, M4, M5

I/O7

M7, M0, M1, M2, M3, M4, M5, M6

I/O8

M8, M9, M10, M11, M12, M13, M14, M15

I/O9

M9, M10, M11, M12, M13, M14, M15, M8

I/O10 M10, M11, M12, M13, M14, M15, M8, M9

I/O11 M11, M12, M13, M14, M15, M8, M9, M10

I/O12 M12, M13, M14, M15, M8, M9, M10, M11

I/O13 M13, M14, M15, M8, M9, M10, M11, M12

I/O14 M14, M15, M8, M9, M10, M11, M12, M13

I/O15 M15, M8, M9, M10, M11, M12, M13, M14

MACH4-96/96-15

9

Share Link: