MAS9187AUA4 データシートの表示（PDF） - Micro Analog systems

部品番号

コンポーネント説明

メーカー

MAS9187AUA4

12 X 8-bit D to A Converter

Micro Analog systems 

DA9187.002

29 January, 2004

OPERATING MODES

DAC maximum output voltage is set using VREFH and VREFL pins (= 255/256 * (VREFH-VREFL)+VREFL)

(note: VREFL=GND in case of MAS9187A1). XRESET pin is used for middle code preset: DAC registers are

reset and middle code will appear at the DAC output.

Serial input data is written to SDI while XCS is low. Data is read at CLK rising edge to on-chip shift register.

Rising XCS-pin stops data reading and 12 CLK-cycles are used as the input data (4 address bits and 8 data

bits). The last 12 bits before rising XCS are used as input data.

◆ Timing diagram

SDI

A3 A2 A1 A0 D7 D6 D5 D4 D3 D2 D1 D0

CLK

XCS

DAC Register Load

VOUT

APPLICATION AND TEST CIRCUIT INFORMATION

Controller

+3.0v

Clock

Data In

Latch

100 nF

20

VDD

1

VREFH

MAS9187A2

8 XSHDN

12

CLK

13 SDI

9

XCS

O12 19

O11 18

O10 17

O9

16

O8

15

O7

14

O6

7

O5

6

O4

5

O3

4

O2

3

O1

2

GND

10

VREFL

11

5 (7)

Share Link: