MAX2106 データシートの表示（PDF） - Maxim Integrated

部品番号

コンポーネント説明

メーカー

MAX2106

DBS Direct Downconverter

Maxim Integrated 

DBS Direct Downconverter

Pin Description

PIN

1, 6, 19,

29, 39, 45

2

3

4

5, 9, 10, 16,

40, 41, 46

7

8

11

12

13

14

NAME

VCC

CFLT

XTL-

XTL+

GND

RFIN-

RFIN+

QDC-

QDC+

IDC-

IDC+

15

LOBUFSEL

17

RFOUT

18

CPG1

20

XTLOUT

21

CPG2

22

GC1

23

GC2

24

INSEL

25

FLCLK

26

RFBAND

27

QOUT-

28

QOUT+

30

IOUT-

31

IOUT+

32

LODIVSEL

33

MOD+

FUNCTION

VCC Power-Supply Input. Connect each pin to a +5V ±5% low-noise supply. Bypass each VCC pin to

the nearest GND with a ceramic chip capacitor.

External Bypass for Internal Bias. Bypass this pin with a 0.1µF ceramic chip capacitor to GND.

Inverting Input to Crystal Oscillator. Consult crystal manufacturer for circuit loading requirements.

Noninverting Input to Crystal Oscillator. Consult crystal manufacturer for circuit loading requirements.

Ground. Connect each of these pins to a solid ground plane. Use multiple vias to reduce inductance

where possible.

RF Inverting Input. Bypass RFIN- with 47pF capacitor in series with a 75Ω resistor to GND.

RF Noninverting Input. Connect to 75Ω source with a 47pF ceramic chip capacitor.

Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from QDC- to QDC+ (pin 12).

Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from QDC+ to QDC- (pin 11).

Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from IDC- to IDC+ (pin 14).

Baseband Offset Correction. Connect a 0.22µF ceramic chip capacitor from IDC+ to IDC- (pin 13).

Local Oscillator Buffer Select. Connect to GND to select DIV32/33 prescaler output; connect VCC to

DIV1 to select DIV2 LO buffer output.

Buffered RF Output. Enabled when INSEL is low.

Charge-Pump Gain Select. High-impedance digital input. Sets the charge-pump output scaling. See

DC Electrical Characteristics for available gain settings.

Buffered Crystal Oscillator Output

Charge-Pump Gain Select. High-impedance digital input. Sets the charge-pump output scaling. See

DC Electrical Characteristics for available gain settings.

Gain Control Input for RF Front End. High-impedance analog input, with an input range of +1V to +4V.

See AC Electrical Characteristics for transfer function.

Gain Control Input for Baseband Signals. High-impedance analog input, with an input range of +1V to

+4V. See AC Electrical Characteristics for transfer function.

Loopthrough Mode Enable. High-impedance digital input. Drive low to enable the RFOUT buffer and

disable the LO converters. Drive high for normal tuner operation.

Baseband Filter Cutoff Adjust. Connect to a slew-rate-limited clock source. See AC Electrical

Characteristics for transfer function.

RF Input Band Select Input. Drive high to enable 1680 MHz to 2175 MHz band. Leave unconnected to

enable 1180 MHz to 1680 MHz band. Connect to GND to enable 925 MHz to 1180 MHz band.

Baseband Quadrature Output. Connect to inverting input of high-speed ADC.

Baseband Quadrature Output. Connect to noninverting input of high-speed ADC.

Baseband In-Phase Output. Connect to inverting input of high-speed ADC.

Baseband In-Phase Output. Connect to noninverting input of high-speed ADC.

LO Buffer Divider Ratio Input. Drive high to enable divide-by-one LO buffer output. Connect to GND to

enable divide-by-two buffer output.

PECL Modulus Control. A PECL high on MOD+ sets the dual-modulus prescaler to divide by 32. A PECL

logic low sets the divide ratio to 33. Drive with a differential PECL signal in conjunction with MOD- (pin 34).

6 _______________________________________________________________________________________

Share Link: