MAX313CSE データシートの表示（PDF） - Maxim Integrated

部品番号

コンポーネント説明

メーカー

MAX313CSE

10 / Quad / SPST / CMOS Analog Switches

Maxim Integrated 

10Ω, Quad, SPST, CMOS Analog Switches

ELECTRICAL CHARACTERISTICS—Single Supply

(V+ = 12V, V- = 0V, VL = 5V, GND = 0V, VINH = 2.4V, VINL = 0.8V, TA = TMIN to TMAX, unless otherwise noted.)

PARAMETER

SYMBOL

CONDITIONS

ANALOG SWITCH

Analog Signal Range

Channel On-Resistance

POWER SUPPLY

Positive Supply Current

Logic Supply Current

Ground Current

DYNAMIC

Turn-On Time

(Note 3)

Turn-Off Time

(Note 3)

Break-Before-Make Time Delay

(Note 3)

Charge Injection

(Note 3)

VCOM_,

VNO_,

VNC_

RON

(Note 3)

ICOM = 10mA,

VNC_ or VNO_ +10V

TA = +25°C

TA = TMIN to TMAX

I+

IL

IGND

V+ = 13.2V

all channels on or off,

VIN = 0V or 5V

VL = 5.5V

all channels on or off,

VIN = 0V or 5V

VL = 5.5V

all channels on or off,

VIN = 0V or 5V

TA = +25°C

TA = TMAX

TA = +25°C

TA = TMAX

TA = +25°C

TA = TMAX

tON

tOFF

tD

VCTE

Figure 2,

VNO_ or VNC_ = 8V

Figure 2,

VNO_ or VNC_ = 8V

MAX314 only, Figure 3

RL = 300Ω,

CL = 35pF

Figure 4,

CL = 1.0nF,

VGEN = 0V,

RGEN = 0V

TA = +25°C

TA = TMIN to TMAX

TA = +25°C

TA = TMIN to TMAX

TA = +25°C

TA = +25°C

MIN TYP MAX

(Note 2)

UNITS

0

V+

V

12.5

25

Ω

35

-1 0.0001 1

µA

-5

5

-1 0.0001 1

µA

-5

5

-1 -0.0001 1

µA

-5

5

100

325

ns

425

95

175

ns

225

5

ns

-5

pC

Note 2: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in

this data sheet.

Note 3: Guaranteed by design.

Note 4: ∆RON = ∆RON max - ∆RON min.

Note 5: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the

specified analog signal range.

Note 6: Leakage parameters are 100% tested at maximum-rated hot temperature and guaranteed by correlation at +25°C.

Note 7: Off isolation = 20log10 [VCOM / (VNC or VNO)], VCOM = output, VNC or VNO = input to off switch.

Note 8: Between any two switches.

Note 9: Leakage testing at single supply is guaranteed by testing with dual supplies.

4 _______________________________________________________________________________________

Share Link: