DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX3629 データシートの表示(PDF) - Maxim Integrated

部品番号
コンポーネント説明
メーカー
MAX3629 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
19-4467; Rev 0; 2/09
+3.3V, Low-Jitter, Precision Clock Generator
with Multiple Outputs
General Description
The MAX3629 is a low-jitter precision clock generator
optimized for network applications. The device inte-
grates a crystal oscillator and a phase-locked loop
(PLL) to generate high-frequency clock outputs for
Ethernet applications.
Maxim’s proprietary PLL design features ultra-low jitter
(0.4psRMS) and excellent power-supply noise rejection
(PSNR), minimizing design risk for network equipment.
The MAX3629 contains five LVDS outputs and three
LVCMOS outputs. The output frequencies are selec-
table among 125MHz, 156.25MHz, and 312.5MHz by
pin control.
Applications
Ethernet Networking Equipment
Typical Operating Circuit
+3.3V ±5%
10.5Ω
0.1μF
0.1μF
0.1μF
10μF
0.01μF
VDDA
VDD VDDO_DIFF
33pF
25MHz
(CL = 18pF)
27pF
OSC_IN
X_OUT
MAX3629
X_IN
VDD
PLL_BP
GND, OPEN, OR VDD
GND, OPEN, OR VDD
FSELA
FSELB
VDDO_SE
Q0
Q0
Z0 = 50Ω
125MHz/156.25MHz/
312.5MHz
Z0 = 50Ω
Q1
Z0 = 50Ω
125MHz/156.25MHz/
312.5MHz
Q1
Z0 = 50Ω
Q2
Z0 = 50Ω
125MHz/156.25MHz/
312.5MHz
Q2
Z0 = 50Ω
Q3
Z0 = 50Ω
125MHz/156.25MHz/
312.5MHz
Q3
Z0 = 50Ω
Q4
Z0 = 50Ω
125MHz/156.25MHz/
312.5MHz
Q4
Z0 = 50Ω
100Ω
ASIC
100Ω
ASIC
100Ω
ASIC
100Ω
ASIC
100Ω
ASIC
33Ω 125MHz/156.25MHz
Q5
Z0 = 50Ω
ASIC
Features
Crystal Oscillator Interface: 25MHz
OSC_IN Interface:
PLL Enabled: 25MHz
PLL Disabled: 20MHz to 320MHz
Outputs:
One LVDS Output at 125MHz/156.25MHz/
312.5MHz (Selectable with FSELA)
Four LVDS Outputs at 125MHz/156.25MHz/
312.5MHz (Selectable with FSELB)
Three LVCMOS Outputs at 125MHz/156.25MHz
(Selectable with FSELB)
Low Phase Jitter: 0.4psRMS (12kHz to 20MHz)
Excellent PSNR
Operating Temperature Range: 0°C to +70°C
Ordering Information
PART
TEMP RANGE
PIN-PACKAGE
MAX3629CTJ+
0°C to +70°C
32 TQFN-EP*
+Denotes a lead(Pb)-free/RoHS-compliant package.
*EP = Exposed pad.
Pin Configuration
TOP VIEW
24 23 22 21 20 19 18 17
VDDA 25
16 FSELB
PLL_BP 26
15 RESERVED
VDD 27
14 Q4
FSELA 28
OSC_IN 29
MAX3629
13 Q4
12 VDDO_DIFF
X_IN 30
11 Q3
X_OUT 31
+
GND 32
*EP
10 Q3
9 GND
1 2345678
33Ω 125MHz/156.25MHz
GND
Q6
Z0 = 50Ω
ASIC
33Ω 125MHz/156.25MHz
Q7
Z0 = 50Ω
ASIC
THIN QFN-EP
(5mm × 5mm)
*EXPOSED PAD CONNECTED TO GROUND.
________________________________________________________________ Maxim Integrated Products 1
For pricing, delivery, and ordering information, please contact Maxim Direct at 1-888-629-4642,
or visit Maxim’s website at www.maxim-ic.com.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]