MAX3625B データシートの表示（PDF） - Maxim Integrated
部品番号
コンポーネント説明
メーカー
MAX3625B Datasheet PDF : 10 Pages
| |||
Low-Jitter, Precision Clock
Generator with Three Outputs
Table 1. Output Frequency Determination
CRYSTAL OR
CMOS INPUT
FREQUENCY
(MHz)
FEEDBACK
DIVIDER, M
VCO
FREQUENCY
(MHz)
25
25.78125
26.04166
25
625
25
644.53125
24
625
26.5625
24
637.5
OUTPUT
DIVIDER,
NA AND NB
2
4
5
10
4
2
4
5
10
2
4
OUTPUT
FREQUENCY
(MHz)
312.5
156.25
125
62.5
161.132812
312.5
156.25
125
62.5
318.75
159.375
APPLICATIONS
Ethernet
10Gbps Ethernet
Ethernet
10G Fibre Channel
LVPECL Drivers
The high-frequency outputs—QA, QB0, and QB1—are
differential PECL buffers designed to drive transmission
lines terminated with 50Ω to VCC - 2.0V. The maximum
operating frequency is specified up to 320MHz. The
outputs can be disabled, if not used. The outputs go to
a logic 0 when disabled.
Reset Logic/POR
During power-on, a power-on reset (POR) signal is gen-
erated to synchronize all dividers. An external master
reset (MR) signal is not required.
Applications Information
Power-Supply Filtering
The MAX3625B is a mixed analog/digital IC. The PLL
contains analog circuitry susceptible to random noise.
In addition to excellent on-chip power-supply noise
rejection, the MAX3625B provides a separate power-
supply pin, VCCA, for the VCO circuitry. Figure 1 illus-
trates the recommended power-supply filter network for
VCCA. The purpose of this design technique is to
ensure a clean power supply to the VCO circuitry and
to improve the overall immunity to power-supply noise.
This network requires that the power supply is +3.3V
±5%. Decoupling capacitors should be used on all
supply pins for best performance.
Output Divider Configuration
Table 2 shows the input settings required to set the out-
put dividers. Note that when the MAX3625B is in
bypass mode (BYPASS set low), the output dividers are
automatically set to divide by 1.
PLL Divider Configuration
Table 3 shows the input settings required to set the PLL
feedback divider.
Table 2. Output Divider Configuration
INPUT
SELA1/SELB1
SELA0/SELB0
0
0
0
1
1
0
1
1
NA/NB DIVIDER
÷10
÷2
÷4
÷5
Table 3. PLL Divider Configuration
FB_SEL INPUT
0
1
M DIVIDER
÷25
÷24
_______________________________________________________________________________________ 7
Share Link: 