DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX445 データシートの表示(PDF) - Maxim Integrated

部品番号
コンポーネント説明
メーカー
MAX445 Datasheet PDF : 8 Pages
1 2 3 4 5 6 7 8
Low-Cost, High-Resolution, 200MHz
Video CRT Driver
IOUT
The MAX445’s output is an open collector of a cascode
amplifier. This output is designed to work with nominal
output supplies of VAA = +75V. The high-voltage supply
must be greater than any applied VCB voltage for proper
operation. The MAX445 sinks up to 250mA. Optimum
performance into a capacitive load can be achieved
when an impedance-matching network is used.
VCB
The output stage consists of a common-base, high-voltage
stage and a high-speed, low-voltage current amplifier in a
cascode arrangement. The VCB input is the base connec-
tion to the common-base device of this stage. Be sure to
provide a stable DC voltage at this pin of nominally +10V.
High-frequency compensation at this input is required to
avoid output oscillations. Use a series 24resistor to sup-
ply, shunted with a 10pF capacitor to ground (Figure 1).
Smaller values of this RC combination will improve output
rise/fall times, but can cause output oscillations.
Power Supplies
+10V and -10.5V supplies are required for proper opera-
tion. These supplies can be set to ±12V for conve-
nience, however this will add additional component
power dissipation. The high-voltage supply, VAA, can be
any voltage between VCB + 10V and VCB + 65V.
VEEO (pin 21) is the negative supply to the output stage
and must be DC connected to VEE (pins 8 and 9), the
most negative voltage applied to the device. However,
VEEO must be decoupled from VEE to prevent output
oscillations. A ferrite bead and separate 0.1µF decou-
pling capacitors, as shown in Figure 1, will provide
appropriate decoupling.
Power-Supply Sequencing
Power-supply sequencing is important to avoid internal
device latchup. To avoid sequencing problems, external
diodes should be placed from VEE to ground, from
ground to VCC, and from VCC to the output supply (VAA),
as shown in Figure 1. With diodes used as shown, spe-
cial power-supply sequencing is not required.
CRT Arc Protection
The MAX445 must be protected from electrostatic dis-
charge (“arcs”) from the CRT. It is recommended that the
output be clamped with a low-capacitance (less than
2pF) diode to the VAA supply. The peak current-handling
capability required of the diode is a function of the CRT
arc characteristics, but typically should be 1A or more,
such as Philips BAV20 or Hitachi 1SS91. For additional
information regarding arc protection, contact Maxim’s
applications department.
Impedance Matching Network
For maximum speed from the MAX445, be sure to
“match” the output to the CRT. Figure 1’s typical connec-
tion diagram shows a network (including parasitic reac-
tances) associated with arc protection devices, CRT
wiring and grid structure, and load resistors. These para-
sitic reactances are all detrimental to good transient
response and should be minimized as much as possible.
CL is the grid-to-cathode capacitance of the CRT, plus
any parasitic capacitance to ground associated with the
cathode structure. This capacitance varies from tube-
type to tube-type over the 4pF to 12pF range.
In Figure 1, LS is the inductance of the lead from the
amplifier board to the CRT cathode and the return path
from the grid to circuit ground. A wire in free space has
an inductance of 20nH/inch to 25nH/inch. With care, the
total path through the CRT gun can be kept at 1.5 to 2
inches, such that LS ranges from 30nH to 50nH.
Excessive lead length will cause undesirable overshoot
and ringing in the transient response.
The peaking networks assume that 2pF of parasitic
capacitance is associated with the CRT arc protection
diode connected at the junction of L3 and L1.
Lr is the parasitic inductance of the load resistor, RL. In
some cases, CR may be needed to improve step
response.
RS is a damping resistor in series with the CRT grid.
It also provides current limiting in the event of CRT
arcing.
The equations for determining optimum peaking net-
work values are as follows:
L1 = (RL)2 (CL) / 4
L2 = 3(RL)2 (CL) / 4
CB = CL / 5
RS = RL / 2
L3 = k3 (RL)2 [2.5 x 10-12]
CR (optional) = Lr / (2RL2)
k3 is an empirically determined factor increasing with
CL and varying from 0 for CL ~ 2pF to 1 for CL ~ 12pF.
However, L3 >100nH will compromise large-signal per-
formance.
Table 1 shows peaking networks for the nominal load,
RL = 200(and RS = 100).
Optimum peaking depends on board layout and CRT
construction. The values given by these equations
should be used as starting points for empirically deter-
mining optimum values.
_______________________________________________________________________________________ 5

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]