DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MAX9450EHJ(2006) データシートの表示(PDF) - Maxim Integrated

部品番号
コンポーネント説明
メーカー
MAX9450EHJ
(Rev.:2006)
MaximIC
Maxim Integrated MaximIC
MAX9450EHJ Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
High-Precision Clock Generators
with Integrated VCXO
SERIAL I2C-COMPATIBLE INTERFACE TIMING CHARACTERISTICS
(VDD = 2.4V to 3.6V, TA = -40°C to +85°C. See Figure 4 for the timing parameters definition.)
PARAMETER
Serial Clock
Bus Free Time Between STOP and
START Conditions
Repeated Hold Time START Condition
Repeated START Condition Setup Time
STOP Condition Setup Time
Data Hold Time
Data Setup Time
SCL Clock-Low Period
SCL Clock-High Period
Maximum Receive SCL/SDA Rise Time
SYMBOL
fSCL
tBUF
tHD,STA
tSU,STA
tSU,STO
tHD,DAT
tSU,DAT
tLOW
tHIGH
tR
(Note 3)
Minimum Receive SCL/SDA Rise Time
tR
(Note 4)
Maximum Receive SCL/SDA Fall Time
tF
Minimum Receive SCL/SDA Fall Time
tF
(Note 4)
CONDITIONS
Fall Time of SDA, Transmitting
Pulse Width of Suppressed Spike
Capacitive Load for Each Bus Line
tF,TX
tSP
CB
(Note 4)
(Note 5)
(Note 4)
MIN TYP MAX
400
1.3
0.6
0.6
0.6
100
100
1.3
0.7
300
20
+ 0.1 x Cb
300
20
+ 0.1 x Cb
20
+ 0.1Cb
250
0
50
400
UNITS
kHz
µs
µs
µs
µs
ns
ns
µs
µs
ns
ns
ns
ns
ns
ns
pF
SERIAL SPI INTERFACE TIMING CHARACTERISTICS
(VDD = 2.4V to 3.6V, TA = -40°C to +85°C. See Figure 7 for the timing parameters definition.)
PARAMETER
Serial-Clock Frequency
CS Fall to CLK Rise Setup Time
DIN Setup Time
DIN Hold Time
CLK High to CS High
CS Pulse-High Time
SYMBOL
fSCL
tCSS
tDS
tDH
tCSH
tCSW
CONDITIONS
MIN TYP MAX UNITS
2
MHz
12.5
ns
12.5
ns
0
ns
0
ns
20
ns
Note 1: All timing AC electrical characteristics and timing specifications are guaranteed by design and not production tested.
Note 2: The VCXO tracks the input clock frequency by ±60ppm.
Note 3: A master device must provide a hold time of at least 300ns for the SDA signal to bridge the undefined regions of SCL’s
falling edge.
Note 4: CB = total capacitance of one bus line in pF. Tested with CB = 400pF.
Note 5: Input filters on SDA and SCL suppress noise spikes less than 50ns.
4 _______________________________________________________________________________________

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]