DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MB90F543 データシートの表示(PDF) - Fujitsu

部品番号
コンポーネント説明
メーカー
MB90F543 Datasheet PDF : 67 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MB90540/540G/545/545G Series
s PRODUCT LINEUP
Features
CPU
System clock
ROM
RAM
Clocks
Operating voltage
range
Temperature range
Package
Emulator-specify
power supply*3
UART0
UART1
(SCI)
Serial I/O
A/D Converter
MB90F543/F549
MB90F543G (S) /F548G (S)
MB90F549G (S) /F546G (S)
MB90F548GL(S)
MB90543G (S) *1
MB90547G (S) *1
MB90548G (S)
MB90549G (S)
MB90V540/V540G
F2MC-16LX CPU
On-chip PLL clock multiplier (×1, ×2, ×3, ×4, 1/2 when PLL stop)
Minimum instruction exection time : 62.5 ns (4 MHz osc. PLL × 4)
Flash memory
MB90F543/F543G(S)/
F548G(S) / F548GL(S) :
128 K
MB90F549/F549G(S)/
F546G(S) : 256 K
Mask ROM :
MB90547G(S): 64 K
MB90543G(S)/548G(S):
128 K
MB90549G(S): 256 K
External
MB90F548G(S)/F548GL(S):
4 Kbytes
MB90F543/F549/F543G (S) /
F549G(S) : 6 Kbytes
MB90F546G(S) : 8 Kbytes
MB90547G(S): 2 Kbytes
MB90548G(S): 4 Kbytes
MB90543G(S)/549G(S):
6 Kbytes
8 Kbytes
MB90F543/F549/F543G/
F548G/F549G/F546G/F548GL
: Two clocks system
MB90F543GS/F548GS/
F549GS/F546GS/F548GLS
: One clock system
MB90543G/547G/548G/
549G : Two clocks system
MB90543GS/547GS/
548GS/549GS
: One clock system
Two clocks system*2
*5
MB90F543/F549: 40 °C to 85 °C
Other than MB90F543/F549: 40 °C to 105 °C
QFP100, LQFP100
PGA-256
None
Full duplex double buffer
Support asynchronous/synchronous (with start/stop bit) transfer
Baud rate : 4808/5208/9615/10417/19230/38460/62500/500000 bps (asynchronous)
500 K/1 M/2 Mbps (synchronous) at System clock = 16 MHz
Full duplex double buffer
Asynchronous (start-stop synchronized) and CLK-synchronous communication
Baud rate : 1202/2404/4808/9615/19230/31250/38460/62500 bps (asynchronous)
62.5 K/125 K/250 K/500 K/1 M/2 Mbps (synchronous) at 6, 8, 10, 12, 16 MHz
Transfer can be started from MSB or LSB
Supports internal clock synchronized transfer and external clock synchronized transfer
Supports positive-edge and nagative-edge clock synchronization
Baud rate : 31.25 K/62.5 K/125 K/500 K/1 Mbps at System clock = 16 MHz
10-bit or 8-bit resolution
8 input channels
Conversion time : 26.3 µs (per one channel)
(Continued)
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]