56F8165(2007) データシートの表示（PDF） - Freescale Semiconductor
部品番号
コンポーネント説明
メーカー
56F8165 Datasheet PDF : 172 Pages
| |||
56F8365/56F8165 General Description
Note: Features in italics are NOT available in the 56F8165 device.
• Up to 60 MIPS at 60MHz core frequency
• DSP and MCU functionality in a unified,
C-efficient architecture
• 512KB Program Flash
• 4KB Program RAM
• 32KB Data Flash
• 32KB Data RAM
• 32KB Boot Flash
• Up to two 6-channel PWM modules
• Four 4-channel, 12-bit ADCs
• Temperature Sensor
• Up to two Quadrature Decoders
• Up to two FlexCAN modules
• Optional On-Chip Regulator
• Two Serial Communication Interfaces (SCIs)
• Up to two Serial Peripheral Interface (SPIs)
• Up to four general-purpose Quad Timers
• Computer Operating Properly (COP)/Watchdog
• JTAG/Enhanced On-Chip Emulation (OnCE™) for
unobtrusive, real-time debugging
• Up to 49 GPIO lines
• 128-pin LQFP Package
RSTO
OCR_DIS
VPP VCAP VDD VSS VDDA VSSA
RESET
5
2
47
52
6 PWM Outputs
PWMA
JTAG/
EOnCE
Digital Reg Analog Reg
3
Current Sense Inputs
or GPIOC
4
Fault Inputs
Program Controller
6 PWM Outputs
PWMB
3
Current Sense Inputs
and Hardware
Looping Unit
Port
16-Bit
Low Voltage
56800E Core
Supervisor
Address
Generation
Unit
Data ALU
16 x 16 + 36 -> 36-Bit MAC
Three 16-bit Input Registers
Four 36-bit Accumulators
Bit
Manipulation
Unit
or GPIOD
4
Fault Inputs
PAB
PDB
4
AD0
CDBR
CDBW
4
ADCA
AD1
Memory
5
VREF
XDB2
Program Memory XAB1
4
AD0
256K x 16 Flash XAB2
R/W Control
* External
Address Bus
ADCB
2K x 16 RAM
4
AD1
Temp_Sense
Boot ROM
16K x 16 Flash
PAB
PDB
CDBR
4
Quadrature Data Memory
Decoder 0 or 16K x 16 Flash
CDBW
Quad
16K x 16 RAM
System Bus
Control
Switch
* External
Data
Bus Switch
Timer A or
GPIOC
* Bus
Quadrature
4
Decoder 1 or
Quad
Timer B or
SP1I or
GPIOC Decoding
IPBus Bridge (IPBB)
Peripheral
Device Selects
RW IPAB IPWDB
Control
IPRDB
Control
GPIO or
EMI CS or
FlexCAN2
2 Quad Timer Peripherals
C or GPIOE
4
Quad Timer
D or GPIOE
2
FlexCAN
SPI0 or
GPIOE
SCI1 or SCI0 or COP/ Interrupt
GPIOD GPIOE Watchdog Controller
Clock
resets
PLL
System P
Integration
O
R
Module
Clock O
Generator
S
C
6
A8-13 or GPIOA0-5
5
GPIOB0-4 or A16-20
4
D7-10 or GPIOF0-3
4
GPIOD2-5 or CS4-7
GPIOD0 (CS2 or CAN2_TX)
GPIOD1 (CS3 or CAN2_RX)
* EMI not functional in
this package; use as
GPIO pins
XTAL
EXTAL
4
2
2
IRQA IRQB
CLKO
CLKMODE
56F8365/56F8165 Block Diagram
56F8365 Technical Data, Rev. 7
Freescale Semiconductor
3
Preliminary
Share Link: 