DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MH8V725BAZTJ-6 データシートの表示(PDF) - MITSUBISHI ELECTRIC

部品番号
コンポーネント説明
メーカー
MH8V725BAZTJ-6 Datasheet PDF : 23 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Preliminary Spec.
Specifications subject to
change without notice.
MITSUBISHI LSIs
MH8V725BAZTJ -5, -6
HYPER PAGE MODE 603979776 - BIT ( 8388608 - WORD BY 72 - BIT ) DYNAMIC RAM
Hyper Page Mode Cycle (Read, Early Write, Read -Write, Read-Modify-Write Cycle,
Read Write Mix Cycle,Hi-Z control by /OE or /W) (Note 25)
Symbol
Parameter
Limits
-5
-6
Unit
Min Max Min Max
tHPC Hyper page mode read/write cycle time
tHPRWC Hyper page mode read write/read modify write cycle time
tDOH Output hold time from /CAS low
tRAS /RAS low pulse width for read write cycle
tCP
/CAS high pulse width
tCPRH /RAS hold time after /CAS precharge
tCPWD Delay time, /CAS precharge to W low
(Note26)
(Note27)
(Note24)
20
25
ns
55
66
ns
10
10
ns
65 100000 77 100000 ns
8
13 10
16 ns
33
38
ns
43
50
ns
tCHOL
tOEPE
tWPE
Hold time to maintain the data Hi-Z until /CAS access
/OE Pulse width (Hi-Z control)
/W Pulse width (Hi-Z control)
7
7
ns
7
7
ns
7
7
ns
tHCWD
tHAWD
tHPWD
Delay time, /CAS low to /W low after read
Delay time, Address to /W low after read
Delay time, /CAS precharge to /W low after read
28
32
ns
40
47
ns
43
50
ns
tHCOD
tHAOD
tHPOD
Delay time, /CAS low to /OE high after read
Delay time, Address to /OE high after read
Delay time, /CAS precharge to /OE high after read
13
15
ns
25
30
ns
28
33
ns
Note 25: All previously specified timing requirements and switching characteristics are applicable to their respective Hyper page mode cycle.
26: tRAS(min) is specified as two cycles of /CAS input are performed.
27: tCP(max) is specified as a reference point only. If tCP tCP(max),access time is controlled exclusively by tCAC.
/CAS before /RAS Refresh Cycle (Note 28)
Symbol
Parameter
tCSR
tCHR
tRSR
tRHR
/CAS setup time before /RAS low
/CAS hold time after /RAS low
Read setup time before /RAS low
Read hold time after /RAS low
Limits
-5
-6
Min Max Min Max
10
10
5
5
15
15
5
5
Note 28: Eight or more /CAS before /RAS cycles instead of eight /RAS cycles are necessary for proper operation of /CAS before /RAS refresh
mode.
Unit
ns
ns
ns
ns
MIT-DS-0285-0.0
MITSUBISHI
ELECTRIC
( 8 / 23 )
9/Nov. /1998

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]