MIC5821 データシートの表示（PDF） - Micrel

部品番号

コンポーネント説明

メーカー

MIC5821

8-Bit Serial-Input Latched Drivers

Micrel 

MIC5821/5822

Micrel, Inc.

Timing Conditions

(TA = +25°C, Logic Levels are VDD and VSS)

VDD = 5.0V

A. Minimum Data Active Time Before Clock Pulse (Data Set-Up Time) ....................................................................... 75 ns

B. Minimum Data Active Time After Clock Pulse (Data Hold Time) ............................................................................. 75 ns

C. Minimum Data Pulse Width .................................................................................................................................... 150 ns

D. Minimum Clock Pulse Width ................................................................................................................................... 150 ns

E. Minimum Time Between Clock Activation and Strobe ............................................................................................ 300 ns

F. Minimum Strobe Pulse Width .................................................................................................................................. 100 ns

G. Typical Time Between Strobe Activation and Output Transition ............................................................................. 500 ns

SERIAL DATA present at the input is transferred to the shift register on the logic “0” to logic “1” transition of the CLOCK input

pulse. On succeeding CLOCK pulses, the registers shift data information towards the SERIAL DATA OUTPUT. The SERIAL

DATA must appear at the input prior to the rising edge of the CLOCK input waveform.

Information present at any register is transferred to its respective latch when the STROBE is high (serial-to-parallel conversion).

The latches will continue to accept new data as long as the STROBE is held high. Applications where the latches are bypassed

(STROBE tied high) will require that the ENABLE input be high during serial entry.

When the ENABLE input is high, all of the output buffers are disabled (OFF) without affecting the information stored in the

latches or shift register. With the ENABLE input low, the outputs are controlled by the state of the latches.

Typical Applications

MIC5822 Level Shifting Lamp Driver with Darlington Emitters Tied to a Negative Supply

SERIAL DATA CLOCK

-9V

February 2005

1

16

2

15

3

14

+5V

4

13

5

12

6

11

0.1µ

7

10

8

9

SUB

+ 100µ

5

MIC5821/5822

Share Link: