DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ML66525 データシートの表示(PDF) - Oki Electric Industry

部品番号
コンポーネント説明
メーカー
ML66525
OKI
Oki Electric Industry OKI
ML66525 Datasheet PDF : 27 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
OKI Semiconductor
FEDL66525-02
ML66525 Family
Classification
Power supply
Oscillation
USB I/F
Reset
Others
Symbol
VDD_IO
VDD_CORE
VBUS
GND
VREF
AGND
XT0
XT1n
OSC0
OSC1n
D+
D–
PUCTL
RESn
NMI
TEST
VTM
FLAMOD
EAn
Type
I
I
I
I
I
I
I
O
I
O
I/O
I/O
O
I
I
I
I
I
I
Description
IO Power supply pin
Connect all the VDD _IO pins.*
Core Power supply pin
Connect all the VDD _CORE pins.*
USB Power supply pin (Vbus input pin)
GND pin
Connect all the GND pins to GND.*
Analog reference voltage pin (Connect to the VDD pin when A/D converter
is not used.)
Analog GND pin (Connect to the GND pin when A/D converter is not
used.)
Sub-clock oscillation input pin
Connect to a crystal of f = 32.768 kHz.
Sub-clock oscillation output pin
Connect to a crystal of f = 32.768 kHz.
The clock output is opposite in phase to XT0.
Main clock oscillation input pin
Connect to a crystal or ceramic oscillator.
When an external clock is used, this pin is configured to be clock input.
Main clock oscillation output pin
Connect to a crystal or ceramic oscillator.
The clock output is opposite in phase to OSC0.
Leave this pin unconnected when an external clock is used.
D+ pin
D– pin
External control output pin
Reset input pin
Non-maskable interrupt input pin
Test pin
Connect to the GND pin for normal operation.
Test pin
Connect to the GND pin for normal operation.
Flash ROM programming mode input pin
When the FLAMOD pin is set to “L”, the device enters a programming
mode.
Connect to the VDD_IO pin when using as normal operation.
External program memory access input pin
When the EA pin is enabled (low level), the internal program memory is
masked and the CPU executes the program code in external program
memory through all address space.
* Connect all VDD_IO pins, all VDD_CORE pins and all GND pins.
If a device has one or more VDD_IO, VDD_CORE, or GND pins to which the power supply or the ground
potential is not connected, the family devices are not guaranteed to have normal operations.
10/27

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]