DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

ML9212 データシートの表示(PDF) - Oki Electric Industry

部品番号
コンポーネント説明
メーカー
ML9212 Datasheet PDF : 17 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
OKI Semiconductor
FEDL9212-01
ML9212
PIN DESCRIPTIONS
Symbol
Pin
VDISP
VDD
D-GND
L-GND
SEG1 to 22
43, 56
14
12, 49
21
30 to 42,
44 to 48,
50 to 53
SEG23 to 32
1 to 8,
54, 55
GRID1 to 3
9, 10, 11
CS
18
CLOCK
19
DATA IN
20
DUP/TRl
24
M/S
25
DIM IN
15
Type
O
O
O
I
I
I
I
I
I
Description
Power supply pins for VFD driver circuit.
43 pin and 56 pin should be connected externally.
Power supply pin for logic drive.
D-GND is ground pin for the VFD driver circuit. L-GND is ground pin
for the logic circuit. 12 pin, 21 pin and 49 pin should be connected
externally.
Segment (anode) signal output pins for a VFD tube.
These pins can be directly connected to the VFD tube.
External circuit is not required.
lOHL –5 mA
Segment (anode) signal output pins for a VFD tube.
These pins can be directly connected to the VFD tube.
External circuit is not required.
lOHL –10 mA
Inverted Grid signal output pins.
For pre-driver, the external circuit is required.
lOL 10 mA
Chip select input pin.
Data is not transferred when CS is set to a Low level.
Shift clock input pin.
Serial data shifts at the rising edge of the CLOCK.
Serial data input pin (positive logic).
Data is input to the shift register at the rising edge of the CLOCK
signal.
Duplex/Triplex operation select input pin.
Duplex (1/2 duty) operation is selected when this pin is set to VDD.
Triplex (1/3 duty) operation is selected when this pin is set to L-GND.
Master/Slave mode select input pin.
Master mode is selected when this pin is set to VDD.
Slave mode is selected when this pin is set to L-GND.
Dimming pulse input.
When the slave mode is selected, the pulse width of the all segment
output are controlled by a input pulse width of DIM IN.
Connect this pin to the master side DIM OUT pin at the slave mode.
When the master mode is selected, the input level of this pin is
ignored and the pulse width of the all grids and segment outputs are
controlled by a built-in 10-bit dimming circuit.
Connect this pin to VDD or L-GND at the master mode.
4/17

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]