MPC932 データシートの表示（PDF） - Motorola => Freescale

部品番号

コンポーネント説明

メーカー

MPC932

Low Voltage PLL Clock Driver

Motorola => Freescale 

MPC932

MPC932 AC CHARACTERISTICS (TA = 0° to 70°C, VCC = 3.3V ±5%)

Symbol

Characteristic

Min

Typ

Max

fref

tos

fVCO

fmax

Input Reference Frequency

Output-to-Output Skew

VCO Lock Range

Maximum Output Frequency

Note 6.

Note 6.

200

300

200

480

(÷4)

120

(÷5)

96

(÷6)

80

tpd

Reference to EXT_FB Average Delay TCLK X – 150

X

X + 150

PECL_CLK

tpw

Output Duty Cycle (Note 4.)

tCYCLE/2 tCYCLE/2 tCYCLE/2

–750

±500

+750

tr, tf

Output Rise/Fall Time (Note 4.)

0.1

1.0

tPLZ, tPHZ

Output Disable Time

2.0

8.0

tPZL

Output Enable Time

2.0

10

tjitter

Cycle–to–Cycle Jitter (Peak–to–Peak)

±100

tlock

Maximum PLL Lock Time

10

4. Measured with 50Ω to VCC/2 termination.

5. See Applications Info section for more jitter information.

6. Input reference frequency is bounded by VCO lock range and feedback divide selection.

7. tpd measurement uses the averaging feature of the oscilliscope to remove the jitter component.

Unit

MHz

ps

MHz

MHz

ps

ps

ns

ns

ns

ps

ms

Condition

Note 4.

fref = 50MHz; Note 7.

0.8 to 2.0V

50Ω to VCC/2

50Ω to VCC/2

Note 5.

APPLICATIONS INFORMATION

MPC932

‘0’

FBSEL0

‘0’

FBSEL1

6

Qn

66MHz

66MHz

Input Ref

FB_In

1

QFB

66MHz

MPC932

‘1’

FBSEL0

‘0’

FBSEL1

6

Qn

83MHz

66MHz

Input Ref

FB_In

1

QFB

66MHz

MPC932

‘1’

FBSEL0

‘0’

FBSEL1

6

Qn

75MHz

60MHz

Input Ref

FB_In

1

QFB

60MHz

MPC932

‘0’

FBSEL0

‘1’

FBSEL1

6

Qn

100MHz

66MHz

Input Ref

FB_In

1

QFB

66MHz

Figure 2. MPC932 Potential Configurations

(Mode = 1)

MOTOROLA

4

TIMING SOLUTIONS

BR1333 — REV 5

Share Link: