DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MPC9992 データシートの表示(PDF) - Motorola => Freescale

部品番号
コンポーネント説明
メーカー
MPC9992 Datasheet PDF : 12 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MPC9992
Table 7: AC CHARACTERISTICS (VCC = 3.3V ± 5%, GND = 0V, TA = 0°C to +70°C)a b
Symbol
Characteristics
Min
Typ
fref
Input reference frequency
÷32 feedback
÷48 feedback
÷64 feedback
÷80 feedback
÷96 feedback
÷160 feedback
25.0
16.67
12.5
10.0
8.33
5.0
Max
50.0
33.3
25.0
20.0
16.67
10.0
Unit
MHz
MHz
MHz
MHz
MHz
MHz
Condition
PLL locked
fXTAL
fVCO
fMAX
VPP
VCMR
Input reference frequency in PLL bypass modec
Crystal interface frequency ranged
VCO frequency rangee
Output Frequency
÷4 output
÷8 output
÷12 output
÷16 output
÷20 output
÷24 output
÷48 output
Differential input voltagef (peak-to-peak)
Differential input crosspoint voltageg
(PCLK)
10
800
200.0
100.0
66.6
50.0
40.0
33.3
16.6
TBD
MHz PLL bypass
20
MHz
1600
MHz
400.0
200.0
133.3
100.0
80.0
66.6
33.3
MHz
MHz
MHz
MHz
MHz
MHz
MHz
PLL locked
0.3
1.3
V
VCC-0.3
V
VO(P-P)
Differential output voltage (peak-to-peak) (PCLK)
frefDC
Reference Input Duty Cycle
40
t()
Propagation Delay (static phase offset)
(PCLK, PCLK to FB_IN)
tsk(O)
Output-to-output Skewh
DC
Output duty cycle
45
tJIT(CC)
Cycle-to-cycle jitter
RMS (1 σ)i
tJIT(PER)
tJIT()
BW
Period Jitter
I/O Phase Jitter
PLL closed loop bandwidthj
RMS (1 σ)
RMS (1 σ)
0.8
±150
50
TBD
TBD
TBD
TBD
60
100
55
V
%
ps
PLL locked
ps
%
ps
ps
ps
kHz
tLOCK
Maximum PLL Lock Time
10
ms
tr, tf
Output Rise/Fall Time
0.05
TBD
ns 20% to 80%
a. AC characteristics are design targets and pending characterization.
b. AC characteristics apply for parallel output termination of 50to VTT.
c. In bypass mode, the MPC9992 divides the input reference clock.
d. The crystal frequency range must both meet the interface frequency range and VCO lock range divided by the feedback divider ratio:
fXTAL(min, max) = fVCO(min, max) ÷ (M VCO_SEL) and 10 MHz fXTAL 20 MHz.
e. The input reference frequency must match the VCO lock range divided by the total feedback divider ratio: fref = fVCO ÷ (M VCO_SEL)
f. VPP is the minimum differential input voltage swing required to maintain AC characteristics including tpd and device-to-device skew
g. VCMR (AC) is the crosspoint of the differential input signal. Normal AC operation is obtained when the crosspoint is within the VCMR (AC)
range and the input swing lies within the VPP (AC) specification. Violation of VCMR (AC) or VPP (AC) impacts the device propagation delay,
device and part-to-part skew.
h. See application section for part-to-part skew calculation.
i. See application section for a jitter calculation for other confidence factors than 1 σ.
j. -3 dB point of PLL transfer characteristics.
MOTOROLA
6
TIMING SOLUTIONS

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]