MT46V16M8FJ-6 データシートの表示（PDF） - Micron Technology
部品番号
コンポーネント説明
メーカー
MT46V16M8FJ-6 Datasheet PDF : 8 Pages
| |||
PRELIMINARY
128Mb: x4, x8, x16
DDR333 SDRAM Addendum
PIN DESCRIPTIONS
BALL / PIN NUMBERS
FBGA
TSOP
G2, G3
45, 46
SYMBOL
CK, CK#
TYPE
Input
H3
44
CKE
Input
H8
24
CS#
Input
H7, G8, G7
3F
F7, 3F
23, 22, 21
47
20, 47
RAS#, CAS#,
WE#
DM
LDM, UDM
Input
Input
J8,J7
26, 27 BA0, BA1 Input
K7, L8, L7
M8, M2, L3
L2, K3, K2
J3, K8, J2
29-32
32, 35, 36
36, 38, 39
40, 29, 41
A0, A1, A2
A3, A4, A5
A6, A7, A8
A9, A10, A11
Input
DESCRIPTION
Clock: CK and CK# are differential clock inputs. All address and
control input signals are sampled on the crossing of the positive
edge of CK and negative edge of CK#. Output data (DQs and
DQS) is referenced to the crossings of CK and CK#.
Clock Enable: CKE HIGH activates and CKE LOW deactivates the
internal clock, input buffers and output drivers. Taking CKE LOW
provides PRECHARGE POWER-DOWN and SELF REFRESH
operations (all banks idle), or ACTIVE POWER-DOWN (row
ACTIVE in any bank). CKE is synchronous for POWER-DOWN
entry and exit, and for SELF REFRESH entry. CKE is asynchronous
for SELF REFRESH exit and for disabling the outputs. CKE must be
maintained HIGH throughout read and write accesses. Input
buffers (excluding CK, CK# and CKE) are disabled during POWER-
DOWN. Input buffers (excluding CKE) are disabled during SELF
REFRESH. CKE is an SSTL_2 input but will detect an LVCMOS
LOW level after VDD is applied.
Chip Select: CS# enables (registered LOW) and disables (regis-
tered HIGH) the command decoder. All commands are masked
when CS# is registered HIGH. CS# provides for external bank
selection on systems with multiple banks. CS# is considered part
of the command code.
Command Inputs: RAS#, CAS#, and WE# (along with CS#) define the
command being entered.
Input Data Mask: DM is an input mask signal for write data. Input
data is masked when DM is sampled HIGH along with that input
data during a WRITE access. DM is sampled on both edges of
DQS. Although DM pins are input-only, the DM loading is
designed to match that of DQ and DQS pins. For the x16 , LDM is
DM for DQ0-DQ7 and UDM is DM for DQ8-DQ15. Pin 20 is a NC
on x4 and x8
Bank Address Inputs: BA0 and BA1 define to which bank an
ACTIVE, READ, WRITE, or PRECHARGE command is being applied.
Address Inputs: Provide the row address for ACTIVE commands, and
the column address and auto precharge bit (A10) for READ/WRITE
commands, to select one location out of the memory array in the
respective bank. A10 sampled during a PRECHARGE command
determines whether the PRECHARGE applies to one bank (A10 LOW,
bank selected by BA0, BA1) or all banks (A10 HIGH). The address inputs
also provide the op-code during a MODE REGISTER SET command. BA0
and BA1 define which mode register (mode register or extended mode
register) is loaded during the LOAD MODE REGISTER command.
(continued on next page)
256Mb: x4, x8, x16 DDR333 SDRAM
128Mx4x8x16DDR333.p65 – Rev. A; Pub. 10/01
4
Micron Technology, Inc., reserves the right to change products or specifications without notice.
©2001, Micron Technology, Inc.
‡ THIS DATA SHEET CONTAINS THE PRESENT DESCRIPTION OF A PRODUCT IN DEFINITION WITH NO FORMAL DESIGN IN PROGRESS.
Share Link: 