LTC1663 データシートの表示（PDF） - Linear Technology
部品番号
コンポーネント説明
メーカー
LTC1663 Datasheet PDF : 12 Pages
| |||
LTC1663
APPLICATIONS INFORMATION
Data Bytes
Least Significant Data Byte
7
6
5
4
D7 D6
D5
D4
3
2
1
0
D3 D2 D1 D0
Most Significant Data Byte
7
6
5
4
3
2
1
0
X
X
X
X
X
X
D9 D8
X = Don’t care
Send Byte Protocol
The Send Byte protocol used on the LTC1663 is actually a
subset of the Write Word protocol described previously.
The Send Byte protocol can only be used to send the
command byte information to the LTC1663.
1
7
11
8
11
S Slave Address Wr A Command Byte A P
S = Start Condition, Wr = Write Bit, A = Acknowledge, P = Stop Condition
1663 TA04
The Send Byte protocol is also used whenever the Write
Word protocol is interrupted for any reason. Reception of
a START or STOP condition after the Acknowledge of the
command byte, but before the Acknowledge of the last
data byte, will cause both data bytes to be ignored and
the command byte to be accepted.
Reception of a START or STOP condition before the Ac-
knowledge of the command byte will cause the interrupted
command byte to be ignored.
SYNC Address/Quick Command
In addition to the slave address, the LTC1663 has an address
that can be shared by other devices so that they may be
updated synchronously. The address is called to the SYNC
address and uses the quick command protocol.
The SYNC Address is 1111 110
1
7
1
1
Start 1111 110 SY/CLR Ack
SYNC Address
1
Stop
1663 TA05
SY/CLR 1 Update output latches on rising edge of SCL during
Acknowledge of SYNC Address
0 Clear all internal latches on rising edge of SCL during
Acknowledge of SYNC Address
The SY/CLR bit set high only has meaning when the “SY”
bit of the command byte was previously set HIGH. On
the otherhand, the SY/CLR bit set LOW will always clear
the part, independent of the state of the “SY” bit in the
command byte.
Input Threshold
Anticipating the trend toward lower supply voltages,
the SMBus is specified with a VIH of 1.4V and a VIL of
0.6V. While some SMBus parts may violate this stringent
SMBus specification by allowing a higher VIH value for a
correspondingly higher input supply voltage, the LTC1663
meets and maintains the constant SMBus input threshold
specification across the entire supply voltage range of
2.7V to 5.5V. The logic input threshold is designed to be
1V with 50mV of hysteresis.
Voltage Output
The output amplifier contained in the LTC1663 can source
or sink up to 5mA. The output stage swings to within a
few millivolts of either supply rail when unloaded and
has an equivalent output resistance of 85Ω when driving
a load to the rails. The output amplifier is stable driving
capacitive loads up to 1000pF.
A small resistor placed in series with the output can be
used to achieve stability for any load capacitance greater
than 1000pF. For example, a 0.1μF load can be driven
by the LTC1663 if a 110Ω series resistance is used. The
phase margin of the resulting circuit is 45° and increases
monotonically from this point if larger values of resistance,
capacitance or both are substituted for the values given.
Rail-to-Rail Output Considerations
As in any rail-to-rail device, the output is limited to volt-
ages within the supply range.
If the DAC offset is negative, the output for the lowest
codes limits at 0V as shown in Figure 1b.
Similarly, limiting can occur near full scale when VCC is
used as the reference. If VREF = VCC and the DAC full-scale
error (FSE) is positive, the output for the highest codes
limits at VCC as shown in Figure 1c. No full-scale limiting
can occur if the internal reference is used.
1663fd
9
Share Link: 