DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

MT91L62 データシートの表示(PDF) - Zarlink Semiconductor Inc

部品番号
コンポーネント説明
メーカー
MT91L62
ZARLINK
Zarlink Semiconductor Inc ZARLINK
MT91L62 Datasheet PDF : 19 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
MT91L62
Data Sheet
AC Characteristicsfor A/D (Transmit) Path - 0 dBm0 = ALo3.17 - 3.17 dB = 1.027 Vrms for µ-Law and 0 dBm0 =
ALo3.14 - 3.14 dB =1.06 7Vrms for A-Law, at the Codec. (VRef=0.4 volts and VBias=1.5 volts.)
Characteristics
Sym. Min. Typ.Max. Units
Test Conditions
1 Analog input equivalent to
overload decision
2 Absolute half-channel gain
M ± to Dout
3 Gain tracking vs. input level
ITU-T G.714 Method 2
ALi3.17
ALi3.14
4.246
4.4
GAX1
5.4
6.0
6.6
GTX
-0.3
0.3
-0.6
0.6
-1.6
1.6
Vp-p
Vp-p
dB
dB
dB
dB
µ-Law
A-Law
Both at Codec
Transmit filter gain=0dB
setting.
@1020Hz
3 to -40 dBm0
-40 to -50 dBm0
-50 to -55 dBm0
4 Signal to total Distortion vs. input DQX
35
level.
29
ITU-T G.714 Method 2
24
dB 0 to -30 dBm0
dB -40 dBm0
dB -45 dBm0
5 Transmit Idle Channel Noise
6 Gain relative to gain at 1020 Hz
<50 Hz
60 Hz
200 Hz
300 - 3000 Hz
3000-3300 Hz
3300 Hz
3400 Hz
4000 Hz
4600 Hz
>4600 Hz
NCX
13
16 dBrnC0 µ-Law
NPX
-70.5 -69 dBm0p A-Law
GRX
-25
dB
-45 -30
dB
0.0
dB
-0.25
0.25
dB
-0.9
0.25
dB
-0.9 -0.2 0.25
dB
-1.2 -0.6 0.25
dB
-23 -12.5 dB
-41 -25
dB
-25
dB
7 Absolute Delay
DAX
360
µs at frequency of minimum
delay
8 Group Delay relative to DAX
DDX
750
380
130
750
µs 500-600 Hz
µs 600 - 1000 Hz
µs 1000 - 2600 Hz
µs 2600 - 2800 Hz
9 Power Supply Rejection
f=1020 Hz
PSSR 30
50
±100mV peak signal on
VDD
dB µ-law
† AC Electrical Characteristics are over recommended temperature range & recommended power supply voltages.
‡ Typical figures are at 25 °C and are for design aid only: not guaranteed and not subject to production testing.
9
Zarlink Semiconductor Inc.

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]