DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NB6L14MNR2G データシートの表示(PDF) - ON Semiconductor

部品番号
コンポーネント説明
メーカー
NB6L14MNR2G Datasheet PDF : 10 Pages
1 2 3 4 5 6 7 8 9 10
NB6L14
2.5 V/3.3 V 3.0 GHz
Differential 1:4 LVPECL
Fanout Buffer
MultiLevel Inputs with Internal Termination
Description
The NB6L14 is a 3.0 GHz differential 1:4 LVPECL fanout buffer.
The differential inputs incorporate internal 50 W termination resistors
that are accessed through the VT pin. This feature allows the NB6L14
to accept various logic standards, such as LVPECL, LVCMOS,
LVTTL, CML, or LVDS logic levels. The VREF_AC reference output
can be used to rebias capacitorcoupled differential or singleended
input signals. The 1:4 fanout design was optimized for low output
skew applications.
The NB6L14 is a member of the ECLinPS MAXfamily of high
performance clock and data products.
Features
Maximum Input Clock Frequency > 2.5 GHz, Typical
< 20 ps Within Device Output Skew
330 ps Typical Propagation Delay
145 ps Typical Rise and Fall Times
Differential LVPECL Outputs, 720 mV Amplitude, Typical
LVPECL Mode Operating Range: VCC = 2.375 V to 3.63 V with
GND = 0 V
Internal 50 W Input Termination Resistors Provided
VREF_AC Reference Output Voltage
40°C to +85°C Ambient Operating Temperature
Available in 3 mm x 3 mm 16 Pin QFN
These are PbFree Devices
http://onsemi.com
QFN16
MN SUFFIX
CASE 485G
MARKING
DIAGRAM*
16
1
NB6L
14
ALYWG
G
A
= Assembly Location
L
= Wafer Lot
Y
= Year
W
= Work Week
G
= PbFree Package
(Note: Microdot may be in either location)
*For additional marking information, refer to
Application Note AND8002/D.
DQ
Figure 1. Simplified Logic Diagram
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 9 of this data sheet.
© Semiconductor Components Industries, LLC, 2006
1
December, 2006 Rev. 0
Publication Order Number:
NB6L14/D

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]