NBC12439(2009) データシートの表示（PDF） - ON Semiconductor

部品番号

コンポーネント説明

メーカー

NBC12439
(Rev.:2009)

3.3V/5V Programmable PLL Synthesized Clock Generator

ON Semiconductor 

NBC12439, NBC12439A

The following gives a brief description of the functionality of the NBC12439 and NBC12349A Inputs and Outputs. Unless

explicitly stated, all inputs are CMOS/TTL compatible with either pull−up or pulldown resistors. The PECL outputs are

capable of driving two series terminated 50 W transmission lines on the incident edge.

ÁÁTabÁle 3Á. PIÁN FUÁNCÁTIOÁN DÁESCÁRIÁPTIOÁN ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ

Pin Name

Function

Description

INPUTS

XTAL1, XTAL2 Crystal Inputs

These pins form an oscillator when connected to an external series−resonant

crystal.

S_LOAD*

CMOS/TTL Serial Latch Input

(Internal Pulldown Resistor)

This pin loads the configuration latches with the contents of the shift registers.

The latches will be transparent when this signal is HIGH; thus, the data must be

stable on the HIGH−to−LOW transition of S_LOAD for proper operation.

S_DATA*

CMOS/TTL Serial Data Input

(Internal Pulldown Resistor)

This pin acts as the data input to the serial configuration shift registers.

S_CLOCK*

CMOS/TTL Serial Clock Input

(Internal Pulldown Resistor)

This pin serves to clock the serial configuration shift registers. Data from S_DATA

is sampled on the rising edge.

P_LOAD**

M[6:0]**

CMOS/TTL Parallel Latch Input

(Internal Pullup Resistor)

CMOS/TTL PLL Loop Divider

Inputs (Internal Pullup Resistor)

This pin loads the configuration latches with the contents of the parallel inputs

.The latches will be transparent when this signal is LOW; therefore, the parallel

data must be stable on the LOW−to−HIGH transition of P_LOAD for proper opera-

tion.

These pins are used to configure the PLL loop divider. They are sampled on the

LOW−to−HIGH transition of P_LOAD. M[6] is the MSB, M[0] is the LSB.

N[1:0]**

CMOS/TTL Output Divider Inputs These pins are used to configure the output divider modulus. They are sampled

(Internal Pullup Resistor)

on the LOW−to−HIGH transition of P_LOAD.

OE**

FREF_EXT*

CMOS/TTL Output Enable Input

(Internal Pullup Resistor)

CMOS/TTL Input

(Internal Pulldown Resistor)

Active HIGH Output Enable. The Enable is synchronous to eliminate possibility of

runt pulse generation on the FOUT output. When Disabled, FOUT goes LOW and

FOUT.

This pin can be used as the PLL Reference

XTAL_SEL**

CMOS/TTL Input

(Internal Pullup Resistor)

This pin selects between the crystal and the FREF_EXT source for the PLL refer-

ence signal. A HIGH selects the crystal input.

PWR_DOWN CMOS/TTL Input

(Internal Pulldown Resistor)

PWR_DOWN forces the FOUT outputs to synchronously reduce frequency by a

factor of 16.

OUTPUTS

FOUT, FOUT PECL Differential Outputs

These differential, positive−referenced ECL signals (PECL) are the outputs of the

synthesizer.

TEST

POWER

CMOS/TTL Output

The function of this output is determined by the serial configuration bits T[2:0].

VCC

Positive Supply for the Logic

The positive supply for the internal logic and output buffer of the chip, and is con-

nected to +3.3 V or +5.0 V.

PLL_VCC

GND

Positive Supply for the PLL

Negative Power Supply

This is the positive supply for the PLL and is connected to +3.3 V or +5.0 V.

These pins are the negative supply for the chip and are normally all connected to

ground.

−

Exposed Pad for QFN−32 only

* When left Open, these inputs will default LOW.

** When left Open, these inputs will default HIGH.

The Exposed Pad (EP) on the QFN−32 package bottom is thermally connected to

the die for improved heat transfer out of package. The exposed pad must be at-

tached to a heat−sinking conduit. The pad is electrically connected to GND.

http://onsemi.com

4

Share Link: