DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

NJU7505XD データシートの表示(PDF) - Japan Radio Corporation

部品番号
コンポーネント説明
メーカー
NJU7505XD
JRC
Japan Radio Corporation  JRC
NJU7505XD Datasheet PDF : 9 Pages
1 2 3 4 5 6 7 8 9
NJU7505
! ABSOLUTE MAXIMUM RATINGS
PARAMETER
SYMBOL
RATINGS
Supply Voltage
Input Voltage
Output Voltage
Power Dissipation
Operating
Temperature
VDD
VIN
VIO
VOUT
PD
Topr
-0.3 to +7
-0.3 to VDD+0.3
-0.3 to 0
-0.3 to VDD+0.3
500(DIP), 300(DMP)
-30 to 85
Storage Temperature
Tstg
-55 to 125
UNIT
V
V
V
mW
°C
°C
(Ta=25°C)
NOTE
7
5, 8
Note 3) If the IC are used on condition above the absolute maximum ratings, the IC may be destroyed. Using the
IC within electric characteristic conditions will cause malfunction and poor reliability.
Note 4) All voltage values are specified as VSS = 0V.
Note 5) When the voltage of the RST/CLKO terminal is gotten over the VSS level, the diode should be connected
between the RST/CLKO terminal and the external.
Note 6) Decoupling capacitor should be connected between the VDD terminal and the VSS due to the stabilization
of the operation.
Note 7) Applied to the AIN or the OSC2 terminals.
Note 8) Applied to the RST/CLKO terminal.
! ELECTRICAL CHARACTERISTICS
DC CHARACTERISTICS
(VDD=5V, VSS= 0V, Ta=25°C)
PARAMETER
SYMBOL
CONDITITONS
MIN TYP MAX UNIT NOTE
Operating Voltage
VDD
4.5 5.0 6.0
V
Operating Current
IDD VDD TERMINAL
-
6.0 12 mA
Input Leak Current 1
IIL1
IIH1
AIN TERMINAL
VIL1=0V -0.1 -0.05 -0.033 mA
VIH1=5V 0.033 0.05 0.1
Input Leak Current 2
IIL2 RST/CLKO TERMINAL VIH2=0V -0.2 -0.1 -0.05 mA
External Clock
Input Voltage
VILC
VIHC
OSC2 TERMINAL
0
-
1.5
V
3.5
-
5.0
Output Voltage 1
VOL1 RD TERMINAL IOL1=100µA
0
-
0.5
V
VOH1
IOH1=-100µA 4.5
-
5.0
Output Voltage 2
VOL2
VOH2
RST/CLKO
TERMINAL
IOL1=100µA
0
-
0.5
V
IOH1=-5µA
4.25 4.5 4.75
Output Offset Voltage
VOS AOUT TERMINAL
AIN:OPEN -
-
300 mV
BPF Output Voltage
VOUT
AOUT TERMINAL Sine Wave Input -
fIN=f1 to f5
VIN=200mVp-p
3.5
26.0
-
-
-
dB 9,10,11
V
9,10
Note 9) This specification is tested on condition of fCLK=400KHz (The external clock is input to the OSC2 terminal
through the capacitor for AC coupling.
Note 10) Each input frequency of f1 to f5 is referred to the table of the " VERSION LINEUP AND PEAK
FREQUENCY ".
Note 11) This specification is calculated from " VOUT / VIN ".
-6-
Ver.2004-06-04

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]