P89LPC932A1 データシートの表示（PDF） - NXP Semiconductors.

部品番号

コンポーネント説明

メーカー

P89LPC932A1

8-bit microcontroller with accelerated two-clock 80C51 core 8 kB 3 V byte-erasable flash with 512-byte data EEPROM

NXP Semiconductors. 

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxx x x x xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xx xx

xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxx xxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxx x x

xxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxx xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxx

xxxxxxxxxxxxxxxxxxxxxxxxx xxxxxxxxxxxxxxxxxxxx xxx

Table 3. Special function registers

* indicates SFRs that are bit addressable.

Name

Description

SFR Bit functions and addresses

addr. MSB

LSB

Reset value

Hex Binary

Bit address E7

E6

E5

E4

E3

E2

E1

E0

ACC*

Accumulator

E0H

00

0000 0000

AUXR1 Auxiliary function register

A2H CLKLP EBRR ENT1 ENT0 SRST

0

-

DPS 00

0000 00x0

Bit address F7

F6

F5

F4

F3

F2

F1

F0

B*

B register

F0H

00

0000 0000

BRGR0 Baud rate generator rate low BEH

00[1] 0000 0000

BRGR1 Baud rate generator rate high BFH

00[1] 0000 0000

BRGCON Baud rate generator control BDH

-

-

-

-

-

-

SBRGS BRGEN 00[1] xxxx xx00

CCCRA

Capture compare A control

register

EAH ICECA2 ICECA1 ICECA0 ICESA

ICNFA

FCOA OCMA1 OCMA0 00

0000 0000

CCCRB

Capture compare B control

register

EBH ICECB2 ICECB1 ICECB0 ICESB

ICNFB

FCOB OCMB1 OCMB0 00

0000 0000

CCCRC Capture compare C control ECH

-

-

-

-

-

FCOC OCMC1 OCMC0 00

xxxx x000

register

CCCRD Capture compare D control EDH

-

-

-

-

-

FCOD OCMD1 OCMD0 00

xxxx x000

register

CMP1

Comparator 1 control register ACH

-

-

CE1

CP1

CN1

OE1

CO1

CMF1 00[2] xx00 0000

CMP2

Comparator 2 control register ADH

-

-

CE2

CP2

CN2

OE2

CO2

CMF2 00[2] xx00 0000

DEECON Data EEPROM control

F1H EEIF HVERR ECTL1 ECTL0

-

-

-

EADR8 0E

0000 1110

register

DEEDAT Data EEPROM data register F2H

00

0000 0000

DEEADR Data EEPROM address

F3H

register

00

0000 0000

DIVM

CPU clock divide-by-M

95H

control

00

0000 0000

DPTR

Data pointer (2 bytes)

DPH Data pointer high

83H

00

0000 0000

DPL

Data pointer low

82H

00

0000 0000

I2ADR

I2C slave address register

DBH I2ADR.6 I2ADR.5 I2ADR.4 I2ADR.3 I2ADR.2 I2ADR.1 I2ADR.0 GC 00

0000 0000

Bit address DF

DE

DD

DC

DB

DA

D9

D8

I2CON* I2C control register

D8H

-

I2EN

STA

STO

SI

AA

-

CRSEL 00

x000 00x0

Share Link: