CXA3026Q データシートの表示（PDF） - Sony Semiconductor
部品番号
コンポーネント説明
メーカー
CXA3026Q Datasheet PDF : 30 Pages
| |||
CXA3026Q
Electrical Characteristics
(DVCC1, 2, AVCC, DGND3 = +5V, DGND1, 2, AGND, DVEE3 = 0V, VRT = 4V, VRB = 2V, Ta = 25°C)
Item
Symbol
Conditions
Min.
Typ.
Max. Unit
Resolution
8
bits
DC characteristics
Integral linearity error
EIL
Differential linearity error EDL
VIN = 2Vp-p, Fc = 5MSPS
±0.5 LSB
±0.5 LSB
Analog input
Analog input capacitance CIN
VIN = +3.0V + 0.07Vrms
21
pF
Analog input resistance RIN
4
50
kΩ
Analog input current
IIN
0
500
µA
Reference input
Reference resistance
Reference current
Offset voltage VRT side
VRB side
Rref∗3
Iref∗4
EOT
EOB
75
115
155
Ω
9.7
17.4
28
mA
2
15
mV
2
10
mV
Digital input (ECL, PECL)
Digital input voltage: High VIH
: Low VIL
Threshold voltage
VTH
Digital input current : High IIH
: Low IIL
Digital input capacitance
VIH = DGND3 – 0.8V
VIL = DGND3 – 1.6V
DGND3 – 1.05
DGND3 – 0.5 V
DGND3 – 3.2
DGND3 – 1.4 V
DGND3 – 1.2
V
–50
+50
µA
–75
0
µA
5
pF
Digital input (TTL)
Digital input voltage: High VIH
Threshold voltage : Low
Digital input current : High
: Low
Digital input capacitance
VIL
VTH
IIH
IIL
VIH = 3.5V
VIL = 0.2V
2.0
1.5
–50
–500
V
0.8
V
V
0
µA
0
µA
5
pF
Digital output (TTL)
Digital output voltage : High VOH
: Low VOL
IOH = –2mA
IOL = 1mA
2.4
V
0.5
V
Switching characteristics
Maximum conversion rate
Aperture jitter
Sampling delay
Clock high pulse width
Clock low pulse width
RESETN_CLK setup
RESETN_CLK hold time
CLKOUT output delay
Data output delay
Output rise time
Output fall time
Fc
Taj
Tds
Tpw1
Tpw0
T_rs
T_rh
Td_clk
Tdo1
Tdo2
Tr
Tf
DMUX mode
120
3
CLK
3.2
CLK
3.2
RESETN – CLK
3.5
RESETN – CLK
0
(CL = 5pF) 4.5
DMUX mode (CL = 5pF) T∗5
(CL = 5pF) 6.5
0.8 to 2.0V
(CL = 5pF)
0.8 to 2.0V
(CL = 5pF)
∗ These characteristics are for PECL input,unless otherwise specified.
10
4.5
7
T+1
8
2
2
6
8
T+2
10
MSPS
ps
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
–7–
Share Link: 