PCA9500 データシートの表示（PDF） - Philips Electronics

部品番号

コンポーネント説明

メーカー

PCA9500

8-bit I2C and SMBus I/O port with 2-kbit EEPROM

Philips Electronics 

Philips Semiconductors

8-bit I2C and SMBus I/O port with 2-kbit EEPROM

Product data sheet

PCA9500

Acknowledge (see Figure 17)

The number of data bytes transferred between the start and the stop

conditions from transmitter to receiver is not limited. Each byte of

eight bits is followed by one acknowledge bit. The acknowledge bit

is a HIGH level put on the bus by the transmitter whereas the

master generates an extra acknowledge related clock pulse.

A slave receiver which is addressed must generate an acknowledge

after the reception of each byte. Also a master must generate an

acknowledge after the reception of each byte that has been clocked

out of the slave transmitter. The device that acknowledges has to

pull down the SDA line during the acknowledge clock pulse, so that

the SDA line is stable LOW during the HIGH period of the

acknowledge related clock pulse, set-up and hold times must be

taken into account.

A master receiver must signal an end of data to the transmitter by

not generating an acknowledge on the last byte that has been

clocked out of the slave. In this event the transmitter must leave the

data line HIGH to enable the master to generate a stop condition.

DATA OUTPUT

BY TRANSMITTER

DATA OUTPUT

BY RECEIVER

NOT ACKNOWLEDGE

ACKNOWLEDGE

SCL FROM

MASTER

1

2

S

START

CONDITION

8

9

CLOCK PULSE FOR

ACKNOWLEDGEMENT

Figure 17. Acknowledgment on the I2C-bus

SW00545

2004 Sep 30

10

Share Link: