PCF5079T データシートの表示（PDF） - Philips Electronics

部品番号

コンポーネント説明

メーカー

PCF5079T

Dual-band power amplifier controller for GSM, PCN and DCS

Philips Electronics 

Philips Semiconductors

Dual-band power amplifier controller for

GSM, PCN and DCS

Product specification

PCF5079

7.5 Home position voltage

Internally, a forward voltage of an on-chip silicon diode is

provided as a default home position. This voltage matches

the requirements at the control input of most PAs and

exhibits the same temperature coefficient.

7.6 End of burst

The ramp-down should drive the PA from conduction to

shut off in a controlled way (see Fig.5). To get this result,

correct DAC programming is required, so that the last code

of the DAC ramp-down (CODEEND) is lower than the initial

code of the ramp-up (CODESTART). In this way, the energy

corresponding to the difference between start and end

codes, applied for a certain number of Quarter-Bits (QB),

is used to balance the energy stored in the summing node

during the time interval between the start of control voltage

on pin VCD or VCG ramping-up and the feedback of a

detected ramp to the sensor input. Also a very slow

ramp-down is avoided when the PA switches off and the

loop gain becomes zero.

The amount of energy required at the end of the

ramp-down depends on the overall loop gain and on the

time needed to reach PA conduction from the home

position. At the end of a burst, when pin PU is set to

logic 0, control voltage on pin VCD or VCG is forced

to VSS.

handbook, full pagewidth

PU

VVDAC

CODE START

CODE END

. . . i−8

i−6

i−4

i−2

i

S1, S3

S4, S5

VVCD, VVCG

time

time (QB)

closed

open

time

closed

open

time

VSS

tA(1)

t d5

<1 µs

time

MGT328

(1) The exact duration of tA depends on both PCF5079 and the application loop characteristics. The contribution of PCF5079 is due mainly to the group

delay of the low-pass filter on the VDAC input (see Fig.11).

Fig.5 End of burst timing diagram.

2001 Nov 21

8

Share Link: