DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PCD3354A データシートの表示(PDF) - Philips Electronics

部品番号
コンポーネント説明
メーカー
PCD3354A Datasheet PDF : 32 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
8-bit microcontrollers with DTMF
generator and 256 bytes EEPROM
Product specification
PCA3354C; PCD3354A
6 FREQUENCY GENERATOR
A versatile frequency generator section with built-in
programmable clock divider is provided (see Fig.3).
The clock divider allows the DTMF section to run either
with the main clock frequency (fDTMF = fxtal) or with a third
of it (fDTMF = 13 × fxtal) depending on the state of the divider
control bit DIV3 (see Table 5). The frequency generator
includes precision circuitry for dual tone multifrequency
(DTMF) signals, which is typically used for tone dialling
telephone sets.
The TONE output can alternatively issue twelve modem
frequencies for data rates between 300 and 1200 bits/s.
In addition to DTMF and modem frequencies, two octaves
of musical scale in steps of semitones are available. Their
frequencies are provided either in purely sinusoidal form
on the TONE output or as a square wave on the port line
P1.7/MDY. The latter is typically for ringer applications in
telephone sets. If no frequency output is selected the
TONE output is in 3-state mode.
6.1 Frequency generator derivative registers
6.1.1 HIGH AND LOW GROUP FREQUENCY REGISTERS
Table 3 gives the addresses, symbols and access types of the High Group Frequency (HGF) and Low Group Frequency
(LGF) registers, used to set the frequency output.
Table 3 Hexadecimal addresses, symbols, access types and bit symbols of the frequency registers
REGISTER REGISTER ACCESS
BIT SYMBOLS
ADDRESS SYMBOL
TYPE
7
6
5
4
3
2
1
0
11H
HGF
W
H7
H6
H5
H4
H3
H2
H1
H0
12H
LGF
W
L7
L6
L5
L4
L3
L2
L1
L0
6.1.2 CLOCK AND MELODY CONTROL REGISTER (MDYCON)
Table 4 Clock and Melody Control Register, MDYCON (address 13H; access type R/W)
7
6
5
4
3
2
0
0
0
0
0
EDCO
1
DIV3
0
EMO
Table 5 Description of MDYCON bits
BIT
7 to 3
2
1
0
SYMBOL
EDCO
DIV3
EMO
DESCRIPTION
These bits are set to a logic 0.
Enable DTMF clock output. If bit EDCO = 0, then DP1.7/DCO is a general purpose
derivative port line. If bit EDCO = 1, then DP1.7/DCO is the DTMF clock output.
EDCO = 1 does not inhibit the port instructions for DP1.7/DCO. Therefore the state of
both port line and flip-flop may be read in and the port flip-flop may be written by
derivative port instructions. However, the port flip-flop of DP1.7/DCO must remain set to
avoid conflicts between DTMF clock and port outputs.
Enable DTMF clock divider. If bit DIV3 = 0, then the DTMF clock fDTMF = fxtal.
If bit DIV3 = 1, then fDTMF = 13 × fxtal.
Enable Melody Output. If bit EMO = 0, then P1.7/MDY is a standard port line.
If bit EMO = 1, then P1.7/MDY is the melody output. EMO = 1 does not inhibit the port
instructions for P1.7/MDY. Therefore the state of both port line and flip-flop may be read
in and the port flip-flop may be written by port instructions. However, the port flip-flop of
P1.7/MDY must remain set to avoid conflicts between melody and port outputs.
When the HGF contents are zero while EMO = 1, P1.7/MDY is in the HIGH state.
1996 Dec 18
7

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]