DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

PLL103-53XI データシートの表示(PDF) - PhaseLink Corporation

部品番号
コンポーネント説明
メーカー
PLL103-53XI
PLL
PhaseLink Corporation PLL
PLL103-53XI Datasheet PDF : 7 Pages
1 2 3 4 5 6 7
Preliminary PLL103-53
DDR SDRAM Buffer with 5 DDR or 3 SDR/3 DDR DIMMS
FEATURES
Generates 30-output buffers from one input.
Supports up to 4 DDR DIMMS or 3 SDR DIMMS
and 2 DDR DIMMS.
Supports 266MHz DDR SDRAM.
One additional output for feedback.
Less than 5ns delay.
Skew between any outputs is less than 100 ps.
2.5V or 3.3V Supply range.
Enhanced DDR and SDRAM Output Drive
selected by I2C.
Available in 56 pin SSOP.
PIN CONFIGURATION
FBOUT
1
VDD3.3_2.5
2
GND
3
DDR0T_SDRAM10
4
DDR0C_SDRAM11 5
DDR1T_SDRAM0
6
DDR1C_SDRAM1
7
VDD3.3_2.5
8
GND
9
DDR2T_SDRAM2
10
DDR2C_SDRAM3 11
VDD3.3_2.5
12
BUF_IN
13
GND
14
DDR3T_SDRAM4
15
DDR3C_SDRAM5 16
VDD3.3_2.5
17
GND
18
DDR4T_SDRAM6
19
DDR4C_SDRAM7
20
DDR5T_SDRAM8
21
DDR5C_SDRAM9
22
VDD3.3_2.5
23
SDATA
24
GND
25
VDD2.5
26
DDR12T
27
DDR12C
28
Note: #: Active Low
56
SEL_DDR
55
VDD2.5
54
GND
53
DDR11T
52
DDR11C
51
DDR10T
50
DDR10C
49
VDD2.5
48
GND
47
DDR9T
46
DDR9C
45
VDD2.5
44
PD#
43
GND
42
DDR8T
41
DDR8C
40
VDD2.5
39
GND
38
DDR7T
37
DDR7C
36
DDR6T
35
DDR6C
34
GND
33
SCLK
32
VDD2.5
31
GND
30
DDR13C
29
DDR13T
BLOCK DIAGRAM
SDATA
SCLK
I2C
Control
BUF_IN
PD#
DESCRIPTIONS
DDR0T_SDRAM10
DDR0C_SDRAM11
DDR1T_SDRAM0
DDR1C_SDRAM1
DDR2T_SDRAM2
DDR2C_SDRAM3
DDR3T_SDRAM4
DDR3C_SDRAM5
DDR4T_SDRAM6
DDR4C_SDRAM7
DDR5T_SDRAM8
DDR5C_SDRAM9
DDR(6:13)T
DDR(6:13)C
FBOUT
The PLL103-53 is designed as a 3.3V/2.5V buffer to
distribute high-speed clocks in PC applications. The
device has 30 outputs. These outputs can be
configured to support 4 unbuffered DDR (Double
Data Rate) DIMMS or to support 3 unbuffered
standard SDR (Single Data Rate) DIMMS and 2 DDR
DIMMS. The PLL103-53 can be used in conjunction
with the PLL202-14/-54 or similar clock synthesizer
for the VIA Pro 266 chipset.
The PLL103-53 also has an I2C interface, which can
enable or disable each output clock. When power up,
all output clocks are enabled (has internal pull up).
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990 FAX (510) 492-0991
Rev 12/01/00 Page 1

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]