MF0015M-03AT データシートの表示（PDF） - MITSUBISHI ELECTRIC
部品番号
コンポーネント説明
メーカー
MF0015M-03AT Datasheet PDF : 29 Pages
| |||
MITSUBISHI STORAGE CARD
HS3-0 HS3-0 of the head number in CHS addressing or LBA27-
LBA27-24 24 of the Logical Block Number in LBA addressing.
Status and Alternate Status Registers
The Status register and the Alternate Status register return
the card status when read by the host. Reading the Status
register clears a pending interrupt request while reading the
Alternate Status register does not. The Status register and
the Alternate Status register are read only registers.
D7
D6
D5
D4
D3
D2
D1 D0
BSY DRDY DWF DSC DRQ CORR IDX ERR
Field
BSY
DRDY
DWF
DSC
DRQ
CORR
IDX
ERR
function
This bit is set when the card internal operation is
executing. When this bit is set to “1”, other bits in this
register are invalid.
DRDY indicates whether the card is capable of
performing card operations.
This bit, if set, indicates a write fault has occurred.
This bit is set when the drive seek complete.
This bit is set when the information can be transferred
between the host and Data register.
This bit is set when a correctable data error has been
occurred and the data has been corrected.
This bit is always set to “0”.
This bit is set when the previous command has ended in
some type of error. The error information is set in the
other Status register bits or Error register. This bit is
cleared by the next command.
Command Register
The Command register contains the command code being
sent to the device. Command execution begins immediately
after this register is written. The Command register is a
write only register.
D7
D6
D5
D4
D3
D2
D1
D0
Command
Device Control Register
This register is used to control the card interrupt request
and to issue a soft reset to the card. The Device Control
register is a write only register.
D7
D6
D5
D4 D3
D2
D1 D0
X
X
X
X
1 SRST nIEN 0
Field
X
1
SRST
nIEN
0
function
don’t care.
This bit is set to “1”.
This bit is set to “1” in order to force the card to perform a
Command Block Reset operation. This does not change the
Card Configuration registers as a Hardware Reset does.
The card remains in Reset until this bit is reset to “0”.
This bit is used for enabling IREQ#. When this bit is set to
“0”, IREQ# is enabled. When this bit is set to “1”, IREQ# is
disabled.
This bit is set to “0”.
ATA PC CARDS
D7 D6
D5
X nWTG
D4
D3
nHS3-0
D2
D1
D0
nDS1 nDS0
Field
X
nWTG
nHS3-0
nDS1
nDS0
function
This bit is unknown.
This bit is set to “0” when a Flash write operation is in
progress, otherwise it is set to “1”.
These bits is the negative value of Head Select bits in
Drive/Head register.
This bit is set to “0” when Slave drive is active and
selected.
This bit is set to “0” when Master drive is active and
selected.
Drive Address Register
This register is provided for compatibility with the AT disk
drive interface.
MITSUBISHI
ELECTRIC
16
1997.Nov. Rev. 1.2
Share Link: 