PSD913G3V-15B81I データシートの表示（PDF） - STMicroelectronics
部品番号
コンポーネント説明
メーカー
PSD913G3V-15B81I Datasheet PDF : 91 Pages
| |||
CNTL0,
CNTL1,
CNTL2
PROG.
MCU BUS
INTRF.
AD0 – AD15 *
ADIO
PORT
PF0 – PF7
PROG.
PORT
PORT
F
ADDRESS/DATA/CONTROL BUS
PLD
INPUT
BUS
PAGE
REGISTER
EMBEDDED
ALGORITHM
4 MBIT MAIN FLASH
MEMORY
8 SECTORS
FLASH DECODE
PLD (DPLD)
SECTOR
SELECTS
66
SECTOR
SELECTS
SRAM SELECT
256 KBIT SECONDARY
FLASH MEMORY
(BOOT OR DATA)
4 SECTORS
64 KBIT BATTERY
BACKUP SRAM
CSIOP
RUNTIME CONTROL
AND I/O REGISTERS
66
FLASH ISP PLD
(GPLD)
GPLD OUTPUT
GPLD OUTPUT
GPLD OUTPUT
PG0 – PG7
PROG.
PORT
PORT
G
I/O PORT PLD INPUT
GLOBAL
CONFIG. &
SECURITY
PLD, CONFIGURATION
& FLASH MEMORY
LOADER
JTAG
SERIAL
CHANNEL
*Additional address lines can be brought into PSD via Port A, B, C, D, or F.
POWER
MANGMT
UNIT
VSTDBY
(PE6)
PROG.
PORT PA0 – PA7
PORT
A
PROG.
PORT
PORT
B
PB0 – PB7
PROG.
PORT
PORT
C
PC0 – PC7
PROG.
PORT
PORT
D
PD0 – PD3
PROG.
PORT
PORT
E
PE0 – PE7
Share Link: 