STK1743-D35I データシートの表示（PDF） - Simtek Corporation
部品番号
コンポーネント説明
メーカー
STK1743-D35I Datasheet PDF : 10 Pages
| |||
STK1743
READ CYCLES #1 & #2
SYMBOLS
NO.
#1, #2
Alt.
1
tELQV
2
tAVAVf
3
tAVQVg
tACS
tRC
tAA
4
tGLQV
tOE
5
tAXQXg
tOH
6
tELQX
tLZ
7
tEHQZh
tHZ
8
tGLQX
tOLZ
9
tGHQZh
tOHZ
10
tELICCHe
tPA
11
tEHICCLd, e
tPS
PARAMETER
Chip Enable Access Time
Read Cycle Time
Address Access Time
Output Enable to Data Valid
Output Hold after Address Change
Chip Enable to Output Active
Chip Disable to Output Inactive
Output Enable to Output Active
Output Disable to Output Inactive
Chip Enable to Power Active
Chip Disable to Power Standby
Note f: W must be high during SRAM READ cycles and low during SRAM WRITE cycles.
Note g: I/O state assumes E, G < VIL and W > VIH; device is continuously selected.
Note h: Measured + 200mV from steady state output voltage.
READ CYCLE #1: Address Controlledf, g
STK1743-25
MIN MAX
25
25
25
10
5
5
10
0
10
0
25
(VCC = 5.0V ± 10%)
STK1743-35
MIN MAX
35
35
35
15
5
5
13
0
13
0
35
STK1743-45
UNITS
MIN MAX
45
ns
45
ns
45
ns
20
ns
5
ns
5
ns
15
ns
0
ns
15
ns
0
ns
45
ns
ADDRESS
DQ (DATA OUT)
5
tAXQX
2
tAVAV
3
tAVQV
DATA VALID
READ CYCLE #2: E Controlledf
ADDRESS
E
6
tELQX
2
tAVAV
1
tELQV
11
tEHICCL
7
tEHQZ
G
DQ (DATA OUT)
ICC
4
8 tGLQV
tGLQX
10
tELICCH
STANDBY
ACTIVE
9
tGHQZ
DATA VALID
March 1999
7-3
Share Link: 