RT8223P データシートの表示（PDF） - Richtek Technology
部品番号
コンポーネント説明
メーカー
RT8223P Datasheet PDF : 23 Pages
| |||
RT8223P
Typical Application Circuit
VOUT1
5V
C3
220µF
C18
C19
0.1µF
C1
10µF
R8
3.9
C10
0.1µF
L1
6.8µH
R5
C4
Q1
BSC119
N03S
R4 0
0
C2 RBOOT1
0.1µF
Q3
BSC119
N03S
R12
15k
R13
VREF
10k
2V
C15
0.22µF
Frequency Control
PWM/DEM/Ultrasonic
ON
OFF
ON
OFF
RT8223P
R10
16 VIN
UGATE2 10
0
21 UGATE1
BOOT2 9
0
RBOOT2
PHASE2 11
C11
0.1µF
22 BOOT1
LGATE2 12
20 PHASE1
19 LGATE1
24 VOUT1
2 FB1
3 REF
GND 15
VOUT2 7
FB2 5
ENTRIP1 1
ENTRIP2 6
RILIM1
150k
RILIM2
150k
GND 25 (Exposed Pad)
Q2
BSC119
N03S
Q4
BSC119
N03S
C13
10µF
VIN
6V to 25V
C12
10µF
L2
4.7µH
R11
C14
VOUT2
3.3V
C17
220µF
R14 C21
6.5k
C20
R15
0.1µF
10k
4 TONSEL
14 SKIPSEL
13 EN
18 ENC
VREG5 17
PGOOD 23
VREG3 8
C9
4.7µF
C16
4.7µF
R6
100k
5V Always On
PGOOD Indicator
3.3V Always On
Functional Pin Description
Pin No.
1
2
3
4
5
6
7
8
Pin Name
ENTRIP1
FB1
REF
TONSEL
FB2
ENTRIP2
VOUT2
VREG3
Pin Function
Channel 1 Enable and Current Limit Setting Input. Connect a resistor to GND to
set the threshold for channel 1 synchronous RDS(ON) sense. The GND − PHASE1
current limit threshold is 1/10th the voltage seen at ENTRIP1 over a 0.515V to 3V
range. There is an internal 10μA current source from VREG5 to ENTRIP1. Leave
ENTRIP1 floating or short ENTRIP1 to GND to shut down channel 1.
SMPS1 Feedback Input. Connect FB1 to a resistive voltage divider from VOUT1
to GND to adjust output from 2V to 5.5V.
2V Reference Output. Bypass to GND with a minimum 0.22μF capacitor. REF can
source up to 100μA for external loads. Loading REF degrades FBx and output
accuracy according to the REF load-regulation error.
Frequency Selectable Input for VOUT1/VOUT2 respectively.
400kHz/500kHz : Connect to VREG5 or VREG3
300kHz/375kHz : Connect to REF
200kHz/250kHz : Connect to GND
SMPS2 Feedback Input. Connect FB2 to a resistive voltage divider from VOUT2
to GND to adjust output voltage from 2V to 5.5V.
Channel 2 Enable and Current Limit Setting Input. Connect a resistor to GND to
set the threshold for channel 2 synchronous RDS(ON) sense. The GND − PHASE2
current limit threshold is 1/10th the voltage seen at ENTRIP2 over a 0.515V to 3V
range. There is an internal 10μA current source from VREG5 to ENTRIP2. Leave
ENTRIP2 floating or short ENTRIP2 to GND to shut down channel 2.
Bypass Pin for SMPS2. Connect to the SMPS2 output to bypass efficient power
for VREG3 pin. VOUT2 is also for the SMPS2 output soft-discharge.
3.3V Linear Regulator Output.
To be continued
www.richtek.com
2
DS8223P-01 June 2011
Share Link: 