S1M8831A/33 データシートの表示（PDF） - Samsung
部品番号
コンポーネント説明
メーカー
S1M8831A/33 Datasheet PDF : 32 Pages
| |||
FRACTIONAL-N RF/INTEGER-N IF DUAL PLL
S1M8831A/33
PIN DESCRIPTION
Pin No.
1
2
3
4
5
6
Symbol
VDDRF
VPRF
CPoRF
DGND
finRF
finRF
7
GNDRF
8
OSCx
9
OSCin
10
foLD
11
RF_EN
12
IF_EN
13
CLOCK
14
DATA
15
LE
16
GNDIF
17
finIF
18
finIF
19
DGND
20
CPoIF
I/O
Description
–
RF PLL power supply(2.7V to 4.0V). Must be equal to VDDIF.
–
Power supply for RF charge pump. Must be ≥ VDDRF and VDDIF.
O RF charge pump output. Connected to an external loop filter.
– Ground for RF PLL digital circuitry.
I
RF prescaler input. Small signal input from the external VCO.
I
RF prescaler complementary input. For a single-ended output RF VCO, a
bypass capacitor should be placed as close as possible to this pin and be
connected directly to the ground plane.
– Ground for RF PLL analog circuitry.
I
RF R counter input (IF_N[22]=0) or not-use (IF_N[22]=1) which can be
configured depending on the state of the program bit IF_N[22].
I
Oscillator input to drive both the IF and RF R counter inputs (IF_N[22]=1) or
only the IF R counter (IF_N[22]=0) which can be configured depending on
the state of the program bit IF_N[22].
O Multiplexed output of N or R divider and RF/IF lock detect.
I
RF PLL Enable (enable when high, power down when low).
Controls the RF PLL to power down directly, not depending on a program
control. Also sets the charge pump output to be in TRI-STATE when LOW.
Powers up when HIGH depends on the state of RF_CTL_WORD.
I
IF PLL Enable(enable when high, power-down when low).
Controls the IF PLL to power down directly. The same as RF_EN except
that power-up depends on the state of IF_CTL_WORD.
I
CMOS clock input. Data for the various counters is clocked into the 24-bit
shift register on the rising edge.
I
Binary serial data input. Data entered MSB (Most Significant Bit) first.
I
Load enable when LE goes HIGH. High impedance CMOS input.
– Ground for IF analog circuitry.
I
IF Prescaler complementary input. For a single-ended output IF VCO, a
bypass capacitor should be placed as close as possible to this pin.
I
IF prescaler input. Small signal input from the VCO.
– Ground for IF PLL digital circuitry.
O IF charge pump output. Connected to an external loop filter.
5
Share Link: 