DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

S3076DI データシートの表示(PDF) - Unspecified

部品番号
コンポーネント説明
メーカー
S3076DI Datasheet PDF : 18 Pages
First Prev 11 12 13 14 15 16 17 18
MULTI-RATE SONET/SDH CLOCK RECOVERY UNIT
Table 7. Performance Specifications
Parameter
Min
Typ
Max
VCO Operating Frequency
Data Output Jitter with VCO locked to
SERDATIP/N
OC-48
2.125 2.488
2.67
0.0038
0.005
OC-24
OC-12
0.002
0.005
OC-3
0.002
0.005
Reference Clock Frequency Tolerance
-100
+100
Acquisition Lock Time (OC-48)
19.44 MHz REFCLK
155.52 MHz REFCLK
1800
250
Reference Clock
Input Duty Cycle
40
60
Reference Clock Rise & Fall Times
1.5
CML Output Rise & Fall Times
60
120
Frequency difference at which the PLL
goes out of lock (REFCLK compared to the 450
600
770
divided down VCO clock)
Frequency difference at which the receive
PLL goes into lock (REFCLK compared to 220
300
390
the divided down VCO clock)
tSU
OC-48/Fibre Channel (2125 Mbps)
OC-24/Fibre Channel (1062.5 Mbps)
OC-12
OC-3
100
250
500
2500
tH
OC-48/Fibre Channel (2125 Mbps)
OC-24/Fibre Channel (1062.5 Mbps)
OC-12
OC-3
100
250
500
2500
S3076
Units Condition
GHz
UI (rms) rms jitter
Not specified in GR-253
UI (rms) rms jitter
UI (rms) rms jitter
ppm
µsec
Minimum transition
density of 20%.
Guaranteed but not
tested.
With device already
powered up and valid
ref. clk.
% of UI
ns
20% to 80% of
amplitude.
ps
20% to 80%, 50 load,
1 pF cap.
ppm
ppm
ps See Figure 8.
ps See Figure 8.
October 23, 2000 / Revision A
11

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]