S3076 データシートの表示（PDF） - Unspecified

部品番号

コンポーネント説明

メーカー

S3076

BiCMOS PECL CLOCK GENERATOR MULTI-RATE SONET/SDH CLOCK RECOVERY UNIT

Unspecified 

S3076

MULTI-RATE SONET/SDH CLOCK RECOVERY UNIT

S3076 OVERVIEW

The S3076 supports clock recovery for the OC-48,

Fibre Channel (2125 Mbps), OC-24, Gigabit

Ethernet, Fibre Channel (1062.5 Mbps), OC-12 or

OC-3 data rate with FEC capabilty up to 8 bytes per

255-byte block. Differential serial data is input to the

chip at the specified rate, and clock recovery is per-

formed on the incoming data stream. An external os-

cillator is required to minimize the PLL lock time, and

provide a stable output clock source in the absence of

serial input data. Retimed data and clock are output

from the S3076.

Suggested Interface Devices

Sumitomo

OC-48 Optical Receiver

AMCC S3057

OC-48 Transceiver

Figure 2. S3076 Functional Block Diagram

CAP 1,2

2

LOOP

FILTER

VCO

TESTOUT

REFCLKP/N

TESTCLK

2

RATESEL[1:0]

REFSEL

TESTEN

LCKREFN

RST

SDN

SERDATIP/N

BYPASS

CLOCK

DIVIDER

REFCMP

LOCK

DETECTOR

SERCLKOP/N

LOCKDET

PHASE DETECTOR

SERDATOP/N

2

October 23, 2000 / Revision A

Share Link: