DatasheetQ Logo
Electronic component search and free download site. Transistors,MosFET ,Diode,Integrated circuits

SAA7240 データシートの表示(PDF) - Philips Electronics

部品番号
コンポーネント説明
メーカー
SAA7240
Philips
Philips Electronics Philips
SAA7240 Datasheet PDF : 32 Pages
1 2 3 4 5 6 7 8 9 10 Next Last
Philips Semiconductors
MPEG-2 Transport RISC processor
Product specification
SAA7240
1.3 CPU-related features
The SAA7240 contains an embedded RISC CPU, which
incorporates the following features:
A 32-bit PR3930 core, running at 81 MHz
Support for large and small byte addressing modes; is
ready for Windows® (1)CE and pSOS® (2) operating
systems
8-kbyte 2-way set of associative instruction cache
4-kbyte 4-way set of associative data cache
A programmable low-power mode, including wake-up
on interrupt
A Memory Management Unit (MMU) with 32 odd/even
entries and variable page sizes
Multiply/accumulate/divide unit with fast
multiply/accumulate for 16-bit and 32-bit operands
Two fully independent 24-bit timers and one 24-bit timer,
including watchdog facilities
A real-time clock unit (active in Sleep mode)
Built-in software debug support unit as part of extended
JTAG debug interface
On-chip SRAM of 4 kbytes for storing code that needs
fast execution.
1.4 MPEG-2 System Processor (MSP) features
A flexible re-router to support many combinations of the
transport stream input/output interfaces:
– Connection to serial or parallel Common Interface IC
– Connection to serial or parallel 1394 IC in full-duplex
mode
– Static dual front-end handling of channel decoders
– A maximum frequency of up to 13.5 Mbytes/s in
parallel mode and up to 81 Mbits/s in serial mode.
A demultiplexer scheme, which is fully compliant with
Canal+ and BSkyB specifications:
– Hardware-based parsing of transport, program and
proprietary software data streams. The maximum
input rate is 13.5 Mbytes/s in parallel mode and
81 Mbits/s in serial mode
– Up to 40, 13-bit Packet Identifier (PID) filters applied
on the PID value. 32 PID filters can be dedicated to
filter packets containing sections; four PID filters to
filter transport packets header; four PID filters to
parse audio, video, teletext and subtitle data
(1) Windows is a registered trademark of Microsoft Corporation
(2) pSOS is a registered trademark of Wind River Systems, Inc.
– 4 TS/PES packet header filters (filter condition of
3 bytes, including PID value for TS packet header
and specific filter condition for PES packet header)
– 32 section filters based on a flexible number of filter
conditions to retrieve PSI, SI, Private data and EPG,
etc. Each section filter supports 48 filters conditions
of 12 bytes; each filter condition can be negated or
masked on a bit level
– 7 ECM/EMM filters stored in on-chip RAM for ICAM
implementation (ECM/EMM packets are stored in
on-chip RAM)
– Flexible 40 channel DMA-based storage of the
32 section sub-streams and four TS/PES data
sub-streams and 4 TS/PES packet headers in
external memory
– System time base management with a double
counter mechanism for clock control and
discontinuity handling
– Two Presentation Time Stamp (PTS)/Decoding Time
Stamp (DTS) timers
– A General Purpose/High Speed (GP/HS) filter, which
can serve as an alternative input from IEEE 1394
devices, for example. The IEEE 1394 GP/HS mode
supports packet insertion and has an internal SRAM
for storing two packets. It can also output either
scrambled or descrambled TS to IEEE 1394 devices.
A real time descrambler, supporting different
descrambler algorithms and consisting of four modules:
– A control word bank, containing 14 pairs (odd or
even) of control words and a default control word
– The DVB descrambler core, implementing the stream
decipher and block decipher algorithms
– The MULTI2 descrambler algorithm, implementing
the CBC and OFB mode descrambling functions.
In this mode, the maximum frequency is 9 Mbytes/s
(72 Mbits/s)
– The Integrated Conditional Access Module (ICAM),
including an ISO 7816 compliant UART to interface
the conditional access smart card.
1.5 Compatibility with other devices
The SAA7240 seamlessly interfaces to the integrated
MPEG AVGD decoder SAA7215HS. It is also backward
compatible with the other devices of the family. The
following modes/combinations are supported:
SAA7240 with SAA7215HS seamless
Pinning compatibility with the SAA7219HS.
2001 Oct 22
4

Share Link: 

datasheetq.com  [ Privacy Policy ]Request Datasheet ] [ Contact Us ]