SCC2698B データシートの表示（PDF） - Philips Electronics
部品番号
コンポーネント説明
メーカー
SCC2698B Datasheet PDF : 29 Pages
| |||
Philips Semiconductors
Enhanced octal universal asynchronous
receiver/transmitter (Octal UART)
Product specification
SCC2698B
clock is used instead of a crystal, X1 must be driven and X2 left
floating as shown in Figure 9. The clock serves as the basic timing
reference for the baud rate generator (BRG), the counter/timer, and
other internal circuits. A clock frequency, within the limits specified in
the electrical specifications, must be supplied even if the internal
BRG is not used.
Table 1. Register Addressing
Units A and B
Units E and F
A5 A4 A3 A2 A1 A0
READ (RDN=0)
WRITE
(WRN=0)
WRITE
A5 A4 A3 A2 A1 A0 READ (RDN=0) (WRN=0)
0 0 0 0 0 0 MR1a, MR2a
0 0 0 0 0 1 SRa
0 0 0 0 1 0 BRG Test2
0 0 0 0 1 1 RHRa
0 0 0 1 0 0 IPCRA
0 0 0 1 0 1 ISRA
0 0 0 1 1 0 CTUA
0 0 0 1 1 1 CTLA
0 0 1 0 0 0 MR1b, MR2b
0 0 1 0 0 1 SRb
0 0 1 0 1 0 1X/16X Test2
0 0 1 0 1 1 RHRb
0 0 1 1 0 0 Reserved1
0 0 1 1 0 1 Input port A
0 0 1 1 1 0 Start C/T A
0 0 1 1 1 1 Stop C/T A
MR1a, MR2a
CSRa
CRa
THRa
ACRA
IMRA
CTPUA
CTPLA
MR1b, MR2b
CSRb
CRb
THRb
Reserved1
OPCRA
Reserved1
Reserved1
1 0 0 0 0 0 MR1e, MR2e
1 0 0 0 0 1 SRe
1 0 0 0 1 0 Reserved1
1 0 0 0 1 1 RHRe
1 0 0 1 0 0 IPCRC
1 0 0 1 0 1 ISRC
1 0 0 1 1 0 CTUC
1 0 0 1 1 1 CTLC
1 0 1 0 0 0 MR1f, MR2f
1 0 1 0 0 1 SRf
1 0 1 0 1 0 Reserved1
1 0 1 0 1 1 RHRf
1 0 1 1 0 0 Reserved1
1 0 1 1 0 1 Input port C
1 0 1 1 1 0 Start C/T C
1 0 1 1 1 1 Stop C/T C
MR1e, MR2e
CSRe
CRe
THRe
ACRC
IMRC
CTPUC
CTPLC
MR1f, MR2f
CSRf
CRf
THRf
Reserved1
OPCRC
Reserved1
Reserved1
Units C and D
Units G and H
0 1 0 0 0 0 MR1c, MR2c
0 1 0 0 0 1 SRc
0 1 0 0 1 0 Reserved1
0 1 0 0 1 1 RHRc
0 1 0 1 0 0 IPCRB
0 1 0 1 0 1 ISRB
0 1 0 1 1 0 CTUB
0 1 0 1 1 1 CTLB
0 1 1 0 0 0 MR1d, MR2d
0 1 1 0 0 1 SRd
0 1 1 0 1 0 Reserved1
0 1 1 0 1 1 RHRd
0 1 1 1 0 0 Reserved1
0 1 1 1 0 1 Input port B
0 1 1 1 1 0 Start C/T B
0 1 1 1 1 1 Stop C/T B
MR1c, MR2c
CSRc
CRc
THRc
ACRB
IMRB
CTPUB
CTPLB
MR1d, MR2d
CSRd
CRd
THRd
Reserved1
OPCRB
Reserved1
Reserved1
1 1 0 0 0 0 MR1g, MR2g
1 1 0 0 0 1 SRg
1 1 0 0 1 0 Reserved1
1 1 0 0 1 1 RHRg
1 1 0 1 0 0 IPCRD
1 1 0 1 0 1 ISRD
1 1 0 1 1 0 CTUD
1 1 0 1 1 1 CTLD
1 1 1 0 0 0 MR1h, MR2h
1 1 1 0 0 1 SRh
1 1 1 0 1 0 Reserved1
1 1 1 0 1 1 RHRh
1 1 1 1 0 0 Reserved1
1 1 1 1 0 1 Input port D
1 1 1 1 1 0 Start C/T D
1 1 1 1 1 1 Stop C/T D
MR1g, MR2g
CSRg
CRg
THRg
ACRD
IMRD
CTPUD
CTPLD
MR1h, MR2h
CSRh
CRh
THRh
Reserved1
OPCRD
Reserved1
Reserved1
NOTE:
1. Reserved registers should never be read during normal operation since they are reserved for internal diagnostics.
ACR = Auxiliary control register
SR = Status Register
CR = Command register
THR = Tx holding register
CSR = Clock select register
RHR = Rx holding register
CTL = Counter/timer lower
IPCR = Input port change register
CTPL = Counter/timer preset lower register
ISR = Interrupt status register
CTU = Counter/timer upper
IMR = Interrupt mask register
CTPU = Counter/timer preset upper register
OPCR = Output port configuration register
MR = Mode register
2. See Table 5 for BRG Test frequencies in this data sheet, and “Extended baud rates for SCN2681, SCN68681, SCC2691, SCC2692, SCC68681
and SCC2698B” Philips Semiconductors ICs for Data Communications, IC-19, 1994.
BRG
The baud rate generator operates from the oscillator or external
clock input and is capable of generating 26 commonly used data
communications baud rates ranging from 50 to 115.2K baud.
Thirteen of these are available simultaneously for use by the
receiver and transmitter. Eight are fixed, and one of two sets of five
can be selected by programming ACR[7]. The clock outputs from
the BRG are at 16X the actual baud rate. The counter/timer can be
used as a timer to produce a 16X clock for any other baud rate by
counting down the crystal clock or an external clock. The clock
selectors allow the independent selection, by the receiver and
transmitter, of any of these baud rates or an external timing signal.
Counter–Timer
The four Counter/Timers are programmable 16 bit dividers that are
used for generating miscellaneous clocks or generating timeout
2000 Jan 31
7
Share Link: 