SIL05E-05W3V3-VJ(2004) データシートの表示（PDF） - Artesyn Technologies
部品番号
コンポーネント説明
メーカー
SIL05E-05W3V3-VJ Datasheet PDF : 11 Pages
| |||
SIL05E Series | S5XAA10DSCer-iDesC |Co1n5vWerDtCer/DC
E Class Non-Isolated
Stresses in excess of the maximum ratings can cause permanent damage to the device. Operation of the device is not implied at these or any
other conditions in excess of those given in the specification. Exposure to absolute maximum ratings can adversely affect device reliability.
Absolute Maximum Ratings
Characteristic
Symbol
Min
Typ
Max
Units
Notes and Conditions
Input voltage - continuous
Vin (cont)
-0.3
Input voltage - peak/surge
Vsurge
-0.3
Operating temperature
Top
-40
5.5
V DC
Vin(+) - Vin(-)
6
V DC
2s max, non-repetitive
85
ºC
Measured at thermal reference
points, see Note 5 for thermal
de-rating
Storage temperature
Output power (W3V3)
Tstorage
-40
Pout (max)
0
125
ºC
18.15
W
All specifications are typical at nominal input Vin = 5V, full load under any resistive load combination at 25˚C unless otherwise stated.
Input Characteristics
Characteristic
Symbol
Min
Input voltage - operating
Vin (oper)
3
Input current - no load
Input current - quiescent
lin
lin (off)
Inrush current (i2t)
linrush
Input ripple current
Input fuse*
*See Application Note 147 for manufacturer and part number
Typ
Max
5
5.5
70
150
2
0.04
40
6
Units
V DC
mA DC
mA DC
A2s
mA rms
A
Notes and Conditions
See Note 6
Vin (min) - Vin (max), enabled
Converter disabled
Complies with ETS300 132 Part 4.7,
with recommended LISN
Slowblow/antisurge HRC
recommended
Turn On/Off
Characteristic
Symbol
Min
Typ
Max
Units
Notes and Conditions
Input voltage - turn on
Vin (on)
2
Turn on delay - enabled,
then power applied
Tdelay
(power)
Turn on delay - power
applied, then enabled
Tdelay
(enable)
2.70
3
20
20
V DC
msec
msec
Will regulate @ Vin >3V if Vout ≤
2.5V
With the enable signal asserted,
this is the time from when the
input voltage reaches the
minimum specified operating
voltage until the output voltage
is within the total regulation
band
Vin = Vin (nom), then enabled.
This is the time taken until the
output voltage is within the total
error band
Rise time
Trise
15
msec
From 10% to 90%; full resistive
load, no external capacitance
2
File Name: lf_sil05e_05.pdf Rev (01): 23 Mar 2004
Share Link: 