ST72F321R9TA データシートの表示（PDF） - STMicroelectronics

部品番号

コンポーネント説明

メーカー

ST72F321R9TA

8-BIT MCU WITH NESTED INTERRUPTS, FLASH, 10-BIT ADC, FIVE TIMERS, SPI, SCI, I2C INTERFACE

STMicroelectronics 

ST72321

Pin n°

Pin Name

Level

Port

Input

Output

Main

function

(after

reset)

Alternate function

50 36 PA5 (HS)

51 37 PA6 (HS)/SDAI

52 38 PA7 (HS)/SCLI

53 39 VPP/ ICCSEL

54 - RESET

55 - EVD

56 40 TLI

57 41 VSS_2

58 42 OSC23)

59 43 OSC13)

60 44 VDD_2

61 1 PE0/TDO

62 - PE1/RDI

63 - PE2

64 - PE3

I/O CT HS X X

I/O CT HS X

I/O CT HS X

I

I/O CT

I CT

S

I/O

I

S

I/O CT

I/O CT

I/O CT

I/O CT

X

XX

XX

X

XX

X X Port A5

T

Port A6 I2C Data 1)

T

Port A7 I2C Clock 1)

Must be tied low. In flash programming

mode, this pin acts as the programming

voltage input VPP. See Section 12.9.2

for more details. High voltage must not

be applied to ROM devices

Top priority non maskable interrupt.

External voltage detector

Top level interrupt input pin

Digital Ground Voltage

Resonator oscillator inverter output

External clock input or Resonator oscil-

lator inverter input

Digital Main Supply Voltage

X X Port E0 SCI Transmit Data Out

X X Port E1 SCI Receive Data In

Port E2

X X Port E3

Notes:

1. In the interrupt input column, “eiX” defines the associated external interrupt vector. If the weak pull-up

column (wpu) is merged with the interrupt column (int), then the I/O configuration is pull-up interrupt input,

else the configuration is floating interrupt input.

2. In the open drain output column, “T” defines a true open drain I/O (P-Buffer and protection diode to VDD

are not implemented). See See “I/O PORTS” on page 46. and Section 12.8 I/O PORT PIN CHARACTER-

ISTICS for more details.

3. OSC1 and OSC2 pins connect a crystal/ceramic resonator, or an external source to the on-chip oscil-

lator; see Section 1 INTRODUCTION and Section 12.5 CLOCK AND TIMING CHARACTERISTICS for

more details.

4. On the chip, each I/O port has 8 pads. Pads that are not bonded to external pins are in input pull-up con-

figuration after reset. The configuration of these pads must be kept at reset state to avoid added current

consumption.

12/185

Share Link: